Categorical Semantics and Modal Types for Hardware Description

Kai Pischke MCompSci (Part C) Trinity Term 2023



9972 words (using texcount)

Abstract

We present a new lambda calculus-like language for reasoning about hardware description with higherorder function abstractions. We show that separating the types of wires and higher-order constructs lets us avoid the name-sharing problem commonly encountered by functional hardware description languages. Using nominal sets and equivariant functions, we give new categorical semantics to the typed language, which keeps wire and circuit terms separate while allowing each to contain free variables of either variety. Furthermore, we prove normalisation and soundness results, showing that all well-typed terms can be reduced to a simpler fragment of the language in a finite number of steps while preserving the semantics. We also consider the application of guarded types for describing synchronous circuits and give a behavioural semantic model of a synchronous term language using the topos of trees. Finally, we implement a proof-of-concept compiler featuring unification-based typed inference, which is able to extract synthesisable Verilog output from a range of examples.

Acknowledgements

I am extremely grateful to my supervisor, Sam Staton, whose passion for programming languages has been a constant source of inspiration. I also thank Sean Moss for his valuable feedback and for sharing some of his extensive knowledge of category theory. Nobuko Yoshida provided many interesting discussions, and I very much appreciate her patience in listening to some of my early ideas. Finally, I would like to thank Jon Fowler for initially introducing me to hardware description. I, of course, also would like to express my appreciation for all my wonderful friends, without whom my time at Oxford would not have been the same.

Contents

1	Intr	roduction 4
	1.1	Motivation
	1.2	Existing Work
	1.3	Contributions
	1.4	Structure
2	Con	nbinational Circuits 7
	2.1	Hardware Description Describes Structure
	2.2	Hardware as an Effect of Synthesis
	2.3	Background on Category Theory
	2.4	Categorical Models of Combinational Circuits 11
	2.5	Combinational Circuit Language
	2.6	Types for λ_{comb}
	2.7	Normalisation and Equational Theory
	2.8	Aside on Nominal Sets
	2.9	Categorical Semantics
•	0	
3		chronous Circuits 29
	3.1	Synchronous and Streaming Programming Languages 29 What is the Later Madelity 2 20
	3.2	What is the Later Modality? 29 2.21 Structure
		3.2.1 Streams
		3.2.2 Synthetic Guarded Domain Theory
		3.2.3 Background on the Topos of Trees
		3.2.4 Category Theoretic Perspective
	3.3	Later in Time
	3.4	Guarded Semantics
4	Imp	lementation 39
	4.1	Overview
	4.2	Parsing, Desugaring and Validation 40
	4.3	Dependency Analysis
	4.4	Type Inference 42
	4.5	Normalisation
	4.6	Verilog Extraction
5	Eva	luation of the Compiler 46
	5.1	Results
	5.2	Examples
		5.2.1 Blink Circuit
		5.2.2 Full Adder
		5.2.3 Ripple-Carry Adder
		5.2.4 4-bit Binary Counter
		5.2.5 Fibonacci Counter Circuit

6	Con	clusior	1	51
			ary	
	6.2	Future	Work	. 51
7	Арр	endix		53
	7.1	Proofs		. 53
	7.2	Genera	ated Verilog	. 60
		7.2.1	Blink Circuit	. 60
		7.2.2	Full Adder	. 61
		7.2.3	Ripple-Carry Adder	. 62
		7.2.4	4-bit Binary Counter	. 63
		7.2.5	Fibonacci Counter Circuit	. 65

Chapter 1

Introduction

1.1 Motivation

Modern computer technology is becoming more complex, and intensive tasks are increasingly being offloaded to specialised hardware. While programming languages used to design software have developed over time to provide more abstractions, hardware description languages such as Verilog and VHDL remain very low-level, tedious to use, and offer few safety guarantees. The purpose of this thesis is to address some of these challenges by exploring the semantics of a minimal functional hardware description calculus with a robust type system, with the goal of demonstrating possible improvements to the usability and safety of hardware description languages.

1.2 Existing Work

The use of functional programming languages for hardware description has a long history. Functional approaches to hardware design were initially pioneered in the 1980s through the work of Mary Sheeran and others who introduced the early hardware description languages Ruby [30] and μ FP [31]. These languages made the critical insight that recursive definitions in functional languages served as a natural specification for feedback loops in hardware. This work led to the development of the Lava language [8], which emphasised using Haskell for multiple interpretation of hardware definitions. The idea was to facilitate both simulation and synthesis. Christiaan Baaij built on the foundations of Lava to develop the modern functional hardware description language C λ ash [4] in Haskell, leading to some industrial adoption. Other languages, such as Bluespec [3], have also focused on industrial use, drawing on both Verilog and Haskell.

More recently, the success of string diagrams and categorical semantics for quantum [1] and probabilistic [34, 33] programming models has led to a line of work by Dan Ghica formalising circuits in a categorical manner [15, 16, 17]. This has opened up the possibility of purely equational reasoning about circuits, which is beneficial from the standpoint of hardware verification and the development of higher-level abstractions for hardware design.

Much of the existing work on functional hardware description has focused on embedded languages in Haskell, and much of the current work on circuit semantics has yet to be applied to functional languages. Hence, there is significant scope for work bridging the gap between existing formal and foundational approaches to hardware semantics and the more practical functional approaches to hardware design. While the infrastructure of Haskell is beneficial from an industrial standpoint, it is also helpful to study the semantics from the perspective of a minimal calculus. The success of categorical approaches to domainspecific programming language applications such as probabilistic programming [10] suggests that this is a promising direction for further exploration.

1.3 Contributions

This thesis introduces a new term language for reasoning about hardware, both combinational (Chapter 2) and synchronous (Chapter 3). In order to allow beta-reduction of higher-order functions without allowing the reduction of circuits themselves, we split our language into separate classes of wire and circuit terms. This poses an interesting challenge in defining rigorous semantics, as each class of terms can contain free variables from the other class. We solve this problem by proposing novel semantics using Markov categories [33] and nominal sets [14]. Nominal sets are a recent development in formally defining structures modulo α -equivalence by studying permutation actions on names. To the best of our knowledge, neither Markov categories nor nominal sets have been previously applied to hardware description.

We then give a modal type system for preventing purely combinational cycles, with a semantics based on the topos of trees [7]. The topos of trees provides a framework to reason about guarded recursion by looking at the set of possible values at each clock cycle and the ways in which these sets are related. This model has previously only been applied to software-based synchronous programs. To summarise, our significant contributions are:

- A new term language for combinational and synchronous circuits (Section 2.5)
- A new categorical semantic model using nominal sets and equivariant functions for the combinational fragment (Section 2.9)

- A new categorical behavioural model using the topos of trees for the synchronous fragment (Section 3.2.2)
- A new type system using the later modality for guarded feedback and recursion (Section 3.3)
- A type inference algorithm (Subsection 4.4 in Chapter 4)
- A translation algorithm and full implementation of a compiler producing Verilog output from the term language (Chapter 4)

We additionally prove two main theorems which motivate the correctness of the implementation in Chapter 4. In particular, the soundness result (Theorem 2.9.2) shows that the simplification steps made during compilation preserve the semantics. The normalisation result (Theorem 2.7.1) suggests that every welltyped program is compiled in a finite number of steps. Together, these theorems show that the implementation always terminates and produces a semantically correct output circuit.

1.4 Structure

- Chapter 2 introduces a term language and semantics for combinational circuits.
- Chapter 3 introduces the later modality and extends the term language to synchronous circuits.
- Chapter 4 describes the structure of the compiler implementation.
- Chapter 5 gives examples and empirical results for the compiler.
- Chapter 6 concludes the discussion with an overview and directions for future work.
- Chapter 7 contains the technical details of longer proofs and generated output code.

Chapter 2

Combinational Circuits

This Chapter introduces a simple, functional calculus for describing combinational circuits. We start by describing some of the interesting semantic features of hardware description (Section 2.2). We then present a categorical view of the structure of circuits (Sections 2.3 and 2.4). This leads to the definition of the term language λ_{comb} (Section 2.5). Next, we discuss a type system for the term calculus (Section 2.6) and finish by giving our language an equational theory and categorical semantics (Sections 2.7 and 2.9). We also prove two key results: a normalisation theorem for well-typed terms and a soundness result for our equational theory. These theorems will become relevant in Chapter 4 when we consider the implementation of a compiler for this term language.

2.1 Hardware Description Describes Structure

Hardware description is a very low-level endeavour. While we are often happy for compilers to make significant changes to the structure of our software so long as they preserve the functionality, this type of *extensional* abstraction is much more challenging to achieve at the hardware level. Furthermore, unlike software, where copying references is cheap, hardware circuits do not support cheap copying of circuitry, and so resource utilisation and related concerns, such as tradeoffs between circuit depth and size, are of fundamental importance. We are, therefore, primarily interested in languages for describing the structure of circuits rather than just modelling their behaviour, and we will start by looking at *intensional* semantic models for circuits.

2.2 Hardware as an Effect of Synthesis

There are many types of effects in normal software programming. Input/output, nondeterminism, and randomness are all effects. While most imperative languages do not offer careful control of effects via the type system, more principled approaches to effectful computation have been developed. The two main approaches are effect type systems [20] and monads [25]. More recent work has focussed on algebraic effects [5, 32], which tries to look at the algebraic properties satisfied by different computational effects.

It seems counterintuitive to think of hardware description as an effect. After all, there is not anything unusual going on as a side effect of the synthesis step. However, the structure of the hardware we synthesise reflects the structure of the source expression. Applying a circuit causes that circuit to be synthesised, so hardware description is not pure. This can be seen by considering the following two expressions, which we will interpret as circuits with the free name a as an input wire.

let
$$b = f a$$
 in (b, b) and $(f a, f a)$

If we represent them diagrammatically, we see that they represent different circuits.



Figure 2.1: Copying and sharing circuitry.

In particular, one of the circuits uses twice as many gates as the other, so although they implement the same behaviour, they do not describe equivalent hardware. This problem has been referred to as the node-sharing problem in the literature. Various solutions have been proposed, such as using immutable references [11], manually tagging nodes with names [4], and using monads [4, 8].

However, ambiguity in determining what is shared and what is copied is only a problem if we constrain the semantics to validate the substitution:

let
$$x = e$$
 in $e' \equiv e'[e/x]$

If we instead incorporate this effect implicitly as a byproduct of let binding, we do not have to resort to explicit treatment of effects. A similar scenario arises in any call-by-value language with effects. For example, the following two probabilistic programs are also not equivalent. let x = random() in (x, x) and (random(), random())

Both hardware and probabilistic programming are *commutative* effects. Although binding a name to a circuit causes sharing at the hardware level, the order in which we bind two different names is irrelevant. We can see that swapping the order of two nested let expressions describes the same synthesised hardware, as is shown in Figure 2.2.

$$\operatorname{let} a = \dots \operatorname{in} \operatorname{let} b = \dots \operatorname{in} h(a, b) \qquad \equiv \qquad \operatorname{let} b = \dots \operatorname{in} \operatorname{let} a = \dots \operatorname{in} h(a, b)$$

b^{a} h	
-----------	--

Figure 2.2: Commutativity example.

Commutativity suggests that it is undesirable to use a metalanguage of effects, such as a monadic language, which makes the control flow explicit. This would impose an unnecessarily arbitrary ordering on the evaluation.

There is also another similarity between hardware circuits and probabilistic programs: any names not used in an expression can safely be ignored. This is known as discardability.

$$let a = \dots in () \equiv ()$$

As is observed in [33], many effects with this structure are modelled by Markov Categories. We will see more formally in Section 2.4 that circuit description can be modelled in precisely this way.

2.3 Background on Category Theory

We will use category theory to provide a synthetic setting for modelling circuits. Familiar readers may safely skip this brief overview; those looking to learn more can find a detailed introduction in [19].

We start by defining a category, which is simply a collection of objects and arrows between objects satisfying some simple axioms.

Definition 2.3.1: Category

A category \mathbb{C} consists of:

- 1. a class of objects, $Ob(\mathbb{C})$
- 2. a class of morphisms, $Hom(\mathbb{C})$.
- 3. a composition operator \circ

Each morphism in $\operatorname{Hom}(\mathbb{C})$ is associated with a source and target object in $\operatorname{Ob}(\mathbb{C})$ and we write $m: X \to Y$ to show that a morphism m has source object X and target object Y. Morphisms can be composed with an associative operator \circ which takes two compatible morphisms $m_1: X \to Y$ and $m_2: Y \to Z$ and produces a composite morphism $m_2 \circ m_1: X \to Z$. We require \circ to be associative and for each object X to have a unique identity morphism $\operatorname{id}_X: X \to X$ which acts as a left and right unit for \circ .

If the class of morphisms between any two objects are a set, we say the category is locally small, and most examples of categories we will use will have this property. Therefore, we will sometimes refer to the Hom-sets rather than the Hom-classes of a category.

Mappings between categories which preserve structure are known as functors.

Definition 2.3.2: Functor

A functor F between categories A and B is a mapping of objects in Ob(A) to Ob(B) and morphisms in Hom(A) to Hom(B) such that $F(id_X) = id_{F(X)}$ and $F(f \circ g) = F(f) \circ F(g)$.

The topos of trees discussed in section 3.2.2 will, in fact, be a category whose objects are themselves the functors between other categories, and the later modality will correspond with a functor from this category to itself (an endofunctor).

Similarly to how functors are structure-preserving mappings between objects, we can define natural transformations which are structure-preserving mappings between functors.

Definition 2.3.3: Natural Transformations

A natural transformation η is a mapping between functors $F : A \to B$ and $G : A \to B$, defining for each object in X a morphism $\eta_X : F(X) \to G(X)$. We refer to this morphism as the component of η at X. It must satisfy the condition for any morphism $f : X \to Y$ in the category A that $\eta_Y \circ F(f) = G(f) \circ \eta_X$.

We will primarily work with categories equipped with some notion of parallel composition. These cate-

gories are known as monoidal categories.

Definition 2.3.4: Monoidal Category

A monoidal category $(\mathbb{C}, \otimes, \mathcal{I})$ is a category \mathbb{C} equipped with a tensor product \otimes . This tensor product is a bifunctor $\otimes : \mathbb{C} \times \mathbb{C} \to \mathbb{C}$ which is associative with identity \mathcal{I} (up to natural isomorphisms satisfying coherence conditions). If the natural isomorphism can be replaced by equality, we call the category strict monoidal, and if there is a swap isomorphism $\mathbf{swap}_{AB} : A \otimes B \to B \otimes A$ satisfying $\mathbf{swap}_{AB} \circ \mathbf{swap}_{BA} = \mathbf{id}_{A \otimes B}$, we say the category is symmetric monoidal.

When we have the product \times as \otimes , we say the category is cartesian. And if we can additionally associate an object to each class of morphisms Hom(X, Y) (which we call the internal Hom) we say the category is cartesian-closed. This allows us to talk about categories which, in some sense, contain function spaces, and we will use a cartesian closed category to represent the higher-order constructs of our term language in section 2.9.

2.4 Categorical Models of Combinational Circuits

We will formalise a new structural model of circuits, in a similar vein to Ghica's behavioural model [16], and will frame this using Markov categories, originally developed to study probability theory [13]. This will help motivate an initial term language for describing circuits based on a modification of the CD calculus [33].

A natural place to start our discussion of digital circuits is with combinational circuits. Such circuits consist only of basic gates interconnected acyclically with wires. We do not allow any form of feedback, and there are no sequential components such as clocks or buffers. For example, we can consider an elementary combinational circuit with only two gates, as in Figure 2.3, which adds together two bits.



Figure 2.3: Half adder circuit.

This might be represented programmatically as a Verilog module.

```
module HalfAdder(a,b,s,c);
    input a,b; output s,c;
    xor(s,a,b); and(c,a,b);
endmodule
```

As we can see, the semantics of the description really just depends on how components are connected together. We will take a categorical approach, modelling circuits as morphisms in a category where the objects are the types of input and output wires. Informally, we have the corresponding relationships in our model:

- circuits \rightsquigarrow morphism
- wire types → objects
- connecting circuits ↔ composing morphisms

Composing morphisms will then correspond to connecting circuits together. In the simplest case, we will treat all wires in the same way, so the objects of our category will be natural numbers corresponding to some number of wires in parallel. A circuit with m inputs and n outputs would be a morphism $c : m \to n$. An example with 2 inputs and 3 outputs is shown in Figure 2.4.



Figure 2.4: Circuits correspond to morphisms.

The parallel composition of circuits and wires then corresponds to a tensor product \otimes in our category, as shown in Figure 2.5. Since we are assuming all wires are of the same type, the category has objects \mathbb{N} and tensor product + and is known as a PROP (Definition 2.4.1).

$$\underbrace{f}_{g} \xrightarrow{f \otimes g} 3 \otimes 2$$

Figure 2.5: Parallel composition is tensor product.

Definition 2.4.1: PROP

A Product of Permutations (PROP) Catgeory is a strict symmetric monoidal category $(\mathbb{C}, \otimes, \mathcal{I})$ with a distinguished object X such that every other object Y can be expressed as $Y = X^{\otimes n}$ for some $n \in \mathbb{N}$.

Any circuit can thus be further broken down into a sequential and parallel composition of atomic elements, gates and operations on wires. Going back to the half adder circuit in Figure 2.3, we can decompose it as a copying of the input wires followed by a swap of two of the wires, and a composition with the two gates at the end (shown graphically in Figure 2.6). We can also write it in a slightly more verbose form as the composition of the constituent morphisms.

$$(\mathbf{xor}\otimes\mathbf{and})\circ(\mathbf{id}_1\otimes\mathbf{swap}\otimes\mathbf{id}_1)\circ(\mathbf{copy}\otimes\mathbf{copy})$$

Alternatively, it is slightly more readable to use a flipped version of composition, the sequencing operator ;, which composes morphisms from left to right, instead of \circ , which composes them from right to left.

 $(\mathbf{copy}\otimes\mathbf{copy})$; $(\mathbf{id}_1\otimes\mathbf{swap}\otimes\mathbf{id}_1)$; $(\mathbf{xor}\otimes\mathbf{and})$



Figure 2.6: Half adder circuit expanded.

The existence of swap highlights the fact that our category should be symmetric monoidal, meaning there are isomorphisms **swap** : $A \otimes B \rightarrow B \otimes A$ which swaps two wires. The other operations on wires, *copy* and *delete* (Figure 2.7), are also special morphisms. These morphisms should satisfy some standard laws (Figure 2.8), which means they form a comonoid. In the PROP category, they are given by **copy** : $1 \rightarrow 2$ and **delete** : $1 \rightarrow 0$.

Figure 2.7: Copy and delete.



Figure 2.8: Comonoid laws.

While we can describe the connectivity of the wiring within a circuit using only copy and delete operations, working directly with individual wires becomes cumbersome for larger circuits. Therefore, it is often helpful to group together multiple physical wires, representing them by a single virtual wire carrying multiple bits. In a PROP these wires are simply labelled by some number of bits, but we may also want to distinguish wires carrying different types of data, so modelling circuits by a more general monoidal category can be helpful. Extending copy delete operations to arbitrary types of wires, we end up with a copy-delete (CD) category [10]. A CD category (Definition 2.4.2) is a symmetric monoidal category for which every object has copy and delete operations satisfying the commutative comonoid structure, with an additional technical requirement that copying and deleting behave well with the tensor product \otimes .

Definition 2.4.2: CD Category

A symmetric monoidal category $(\mathbb{C}, \otimes, \mathcal{I})$, with morphisms \mathbf{copy}_X and \mathbf{delete}_X for each object X in \mathbb{C} satisfying the laws in Figures 2.8 and 2.9.

$$x \circ y - \underbrace{x \circ y}_{x \circ y} = \underbrace{x - \underbrace{x \circ y}_{y}}_{y}$$

Figure 2.9: Compatibility conditions.

We are particularly interested in circuits constructed by assembling gates from some predetermined primitive set. We can thus extend our categorical framework by considering some set of basic gates \mathcal{G} . Each gate is associated with a type of input and output wires, and our category \mathbb{C} should have a distinguished morphism for each gate in \mathcal{G} . For example, we might consider $\mathcal{G} = \{and, or, not\}$. In the PROP model, these would be represented by morphisms $and : 2 \rightarrow 1$, $or : 2 \rightarrow 1$, $not : 1 \rightarrow 1$.

As was discussed in Section 2.2, all disconnected circuits behave the same way, so we require that each gate is *discardable*: deleting its outputs is the same as deleting its inputs (Figure 2.10). Putting this all together, we see that circuits are described by morphisms in a Markov category (Definition 2.4.3).

Definition 2.4.3: Markov Category

A Markov category is a CD category $(\mathbb{C}, \otimes, \mathcal{I})$ where every morphism additionally satisfies the discardability condition in Figure 2.10.



Figure 2.10: Discardablity condition.

2.5 Combinational Circuit Language

The first iteration of our programming language is a higher-order extension of the CD calculus introduced by Dario Stein [33] as an internal language of CD categories. The language consists of pairs, projections and abstractions. Unlike the original CD calculus, we will make a distinction between two classes of terms: *wire* terms and *circuit* terms, and each of these sets of terms has its own types. We also extend the language with lambda abstractions on circuits and replace primitive let binding with circuit abstraction. Circuits will take wires as inputs and produce wires as outputs. Each circuit is constructed by combining elementary circuits (gates) from a predefined set of primitives \mathcal{G} . The terms of the language are given in Definition 2.5.

Definition 2.5.1: Terms of
$$\lambda_{comb}$$

$$\begin{split} W &:= a \mid () \mid (W, W) \mid \text{fst } W \mid \text{snd } W \mid C W \\ C &:= x \mid \nu a.W \mid \lambda x.C \mid C \mid C \mid g \\ \end{split} \tag{$g \in \mathcal{G}$}$$

We will let a range over names (representing wires) and we will let x range over variables (representing circuits), and we will assume the set of names and variables are disjoint. There are two types of binders in our calculus which achieve different things:

- + $\nu a.W$ is a circuit abstraction, representing a circuit.
- $\lambda x.C$ is a function abstraction, representing a transformation on circuits.

The abstraction $\nu x.w$ represents a circuit taking wire x as input and giving wire w as output. Note that names in our language are slightly different from names in the π -calculus or ν -calculus; in particular, there is no explicit mechanism for comparing or communicating names. However, names will allow us to refer to wires at specific points in our circuit. Their only property is their identity, and they can not be instantiated with a value in the same way as variables. So, for example, we might write a NAND circuit using an AND gate and a NOT gate.

nand =
$$\nu a.$$
not(**and** a)

Note that the name a represents the whole pair of input wires. Assuming the signature contained the appropriate gates, we could write the example circuit from Figure 2.3 as

half-adder =
$$\nu a.(\mathbf{xor} \ a, \mathbf{and} \ a)$$

The function abstraction $\lambda x.C$ corresponds to a function taking a circuit c as input and returning a circuit t[c/x] as output. Suppose we wanted to express a circuit such as $\nu a.(c a, c a)$ where c was some complicated expression. It would be nicer to write let f = c in (f x, f x), and so we introduce let expressions

as syntactic sugar for function application.

let
$$x = C_1$$
 in C_2 $:= (\lambda x.C_2) C_1$

We will also introduce let expressions as syntactic sugar for circuit application. Note that using names rather than variables can resolve any ambiguity in the overloading of let.

let
$$a = W_1$$
 in W_2 := $(\nu a.W_1) W_2$

We will take the approach that products associate to the right, so $(a, b, c) : A \otimes B \otimes C$ will be treated as shorthand for $(a, (b, c)) : A \otimes (B \otimes C)$. And pattern matching in circuit abstractions can be treated as syntactic sugar for nesting lets with projections.

$$\begin{array}{lll} \nu(a_1,...,a_n).w & := & \nu z.(\operatorname{let} a_1 = \operatorname{fst} z \text{ in} \\ & & \operatorname{let} a_2 = \operatorname{fst}(\operatorname{snd} z) \text{ in} \\ & & \vdots \\ & & \operatorname{let} a_n = (\operatorname{snd}^n z) \text{ in } w & (z \text{ fresh})) \end{array}$$

This is extended to let expressions in the obvious way.

let
$$(a_1, ..., a_n) = w$$
 in $z := (\nu(a_1, ..., a_n).z)w$

This simplifies the expression of many useful circuits. For example, we can now concisely express a full adder (Figure 2.11) and a 1-bit comparator (Figure 2.12) using this syntax.

$$\begin{aligned} \textbf{full-adder} &= \text{ let } \textbf{half-adder} = \nu a.(\textbf{xor } a, \textbf{and } a) \\ & \text{ in } \nu(a, b, c).\text{let}(s1, c1) = \textbf{half-adder}(a, b) \\ & \text{ in } \text{let}(s2, c2) = \textbf{half-adder}(s1, c) \\ & \text{ in } (s2, \textbf{or}(c1, c2)) \end{aligned}$$



Figure 2.11: Full adder.

$$\begin{aligned} \mathbf{comparator} &= & \nu(a,b). \ \mathrm{let} \ (lt,gt) = (\mathbf{and}(\mathbf{not} \ a,b),\mathbf{and}(a,\mathbf{not} \ b)) \\ & & \quad \mathrm{in} \ (lt,\mathbf{not}(\mathbf{xor}(lt,gt)),gt) \end{aligned}$$



Figure 2.12: 1-bit comparator.

2.6 Types for λ_{comb}

 σ

Having introduced the syntax of λ_{comb} , we move on to discuss the types. The language's type system is broken into two parts: types for wires and types for circuits. We will assume a set \mathcal{T} of atomic wire types.

$$\begin{array}{ll} \underline{\mathrm{Types}_W} & \underline{\mathrm{Types}_C} \\ := \mathrm{unit} \mid \alpha \mid \sigma_1 \times \sigma_2 & (\alpha \in \mathcal{T}) & \tau := \mathrm{Circ}(\sigma_1, \sigma_2) \mid \tau_1 \to \tau_2 \end{array}$$

Each class of circuits is then parameterised by a signature giving the primitive gates and atomic wire types.

Definition 2.6.1: Circuit Signature

A circuit signature $\langle \mathcal{T}, \mathcal{G}, \# \rangle$ is a tuple consisting of a set \mathcal{T} of atomic types, a set \mathcal{G} of atomic gates, and a function $\# : \mathcal{G} \to \operatorname{Types}_C \times \operatorname{Types}_C$ associating each gate with an input and an output type. We split the typing context into two disjoint parts. Γ is a context assigning wire types to names and Δ is a context assigning circuit types to variables. There are also two different typing judgements: \vdash_w assigning wire terms to wire types and \vdash_c assigning circuit terms to circuit types.

$$\begin{array}{c} \overline{\Gamma, a: \sigma, \Gamma'; \Delta \vdash_w a: \sigma} \quad (\texttt{TYP-NAME}) \quad \overline{\Gamma; \Delta \vdash_w (): \texttt{unit}} \quad (\texttt{TYP-UNIT}) \\ \overline{\Gamma; \Delta \vdash_w u: \sigma_1 \quad \Gamma; \Delta \vdash_w v: \sigma_2} \quad (\texttt{TYP-PROD}) \quad \frac{\Gamma; \Delta \vdash_w s: \sigma_1 \quad \Gamma; \Delta \vdash_c c: \mathsf{Circ}(\sigma_1, \sigma_2)}{\Gamma; \Delta \vdash_w cs: \sigma_2} \quad (\texttt{TYP-CIRC-APP}) \\ \frac{\Gamma; \Delta \vdash_w s: \sigma_1 \times \sigma_2}{\Gamma; \Delta \vdash_w \texttt{fst} s: \sigma_1} \quad (\texttt{TYP-PROJ-1}) \quad \frac{\Gamma; \Delta \vdash_w s: \sigma_1 \times \sigma_2}{\Gamma; \Delta \vdash_w \texttt{snd} s: \sigma_2} \quad (\texttt{TYP-PROJ-2}) \end{array}$$

Figure 2.13: Wire typing rules.

$$\begin{array}{l} \displaystyle \frac{g \in \mathcal{G} \quad \#g = \langle \sigma_1, \sigma_2 \rangle}{\Gamma; \Delta, x: \tau, \Delta' \vdash_c x: \tau} \ (\texttt{typ-var}) & \displaystyle \frac{g \in \mathcal{G} \quad \#g = \langle \sigma_1, \sigma_2 \rangle}{\Gamma; \Delta \vdash_c g: \operatorname{Circ}(\sigma_1, \sigma_2)} \ (\texttt{typ-gate}) \\ \displaystyle \frac{\Gamma; \Delta \vdash_w u: \sigma_2}{\Gamma; \Delta \vdash_c \nu a. u: \operatorname{Circ}(\sigma_1, \sigma_2)} \ (\texttt{typ-circ-abs}) & \displaystyle \frac{\Gamma; \Delta, x: \tau_1 \vdash_c c: \tau_2}{\Gamma; \Delta \vdash_c \lambda x. c: \tau_1 \to \tau_2} \ (\texttt{typ-func-abs}) \\ \displaystyle \frac{\Gamma; \Delta \vdash_c c_1: \tau_1 \to \tau_2 \quad \Gamma; \Delta \vdash_c c_2: \tau_1}{\Gamma; \Delta \vdash_c c_1: c_2: \tau_2} \ (\texttt{typ-func-app}) \end{array}$$

Figure 2.14: Circuit typing rules.

The typing rules satisfy various standard properties. These generally come in the form of 2 or 4 implications, as there are 2 choices of typing judgement (\vdash_w and \vdash_c) and 2 choices of context (Γ and Δ). Because the typing rules TYP-CIRC-APP and TYP-CIRC-ABS introduce circuit typing judgements into wire typing derivations and vice versa, we will mostly prove each of these groups of results simultaneously by induction.

Theorem 2.6.1: Exchange

$$\Gamma, a: \sigma_1, b: \sigma_2, \Gamma'; \Delta \vdash_w u: \sigma_3 \implies \Gamma, b: \sigma_2, a: \sigma_1, \Gamma'; \Delta \vdash_w u: \sigma_3$$
(2.1)

$$\Gamma, a: \sigma_1, b: \sigma_2, \Gamma'; \Delta \vdash_c c: \tau \implies \Gamma, b: \sigma_2, a: \sigma_1, \Gamma'; \Delta \vdash_c c: \tau$$
(2.2)

$$\Gamma; \Delta, x:\tau_1, y:\tau_2, \Delta' \vdash_w u: \sigma \implies \Gamma; \Delta, y:\tau_2, x:\tau_1, \Delta' \vdash_w u: \sigma$$
(2.3)

$$\Gamma; \Delta, x:\tau_1, y:\tau_2, \Delta' \vdash_c c:\tau_3 \implies \Gamma; \Delta, y:\tau_2, x:\tau_1, \Delta' \vdash_c c:\tau_3$$
(2.4)

Proof: By induction on the typing derivations. The base cases TYP-NAME and TYP-VAR both validate the theorem and TYP-UNIT and TYP-GATE do not use the context at all. The rest of the cases are straightforward from the induction hypothesis.

a

Theorem 2.6.2: Weakening

$$\notin \operatorname{dom}(\Gamma) \quad \text{and} \quad \Gamma; \Delta \vdash_w u : \sigma \implies \Gamma, a : \sigma'; \Delta \vdash_w u : \sigma \tag{2.5}$$

$$a \notin \operatorname{dom}(\Gamma) \quad \text{and} \quad \Gamma; \Delta \vdash_c c : \tau \implies \Gamma, a : \sigma; \Delta \vdash_c c : \tau$$

$$(2.6)$$

$$x \notin \operatorname{dom}(\Delta) \quad \text{and} \quad \Gamma; \Delta \vdash_w u : \sigma \implies \Gamma; \Delta, x : \tau \vdash_w u : \sigma$$

$$(2.7)$$

 $x \notin \operatorname{dom}(\Delta) \quad \text{and} \quad \Gamma; \Delta \vdash_c c : \tau \implies \Gamma; \Delta, x : \tau' \vdash_c c : \tau$ (2.8)

Proof: By induction on the typing derivations using Theorem 2.6.1 to put the contexts in the appropriate forms for the TYP-CIRC-ABS and TYP-FUNC-ABS cases.

Theorem 2.6.3: Substitution

$$\Gamma, a: \sigma_1; \Delta \vdash_w u: \sigma_2 \quad \text{and} \quad \Gamma; \Delta \vdash_w s: \sigma_1 \implies \Gamma; \Delta \vdash_w u[s/a]: \sigma_2$$
(2.9)

$$\Gamma, a: \sigma_1; \Delta \vdash_c c: \tau \quad \text{and} \quad \Gamma; \Delta \vdash_w s: \sigma_1 \implies \Gamma; \Delta \vdash_c c[s/a]: \tau \tag{2.10}$$

$$\Gamma; \Delta, x: \tau_1 \vdash_w u: \sigma \quad \text{ and } \quad \Gamma; \Delta \vdash_c d: \tau_1 \implies \Gamma; \Delta \vdash_w u[d/x]: \sigma \tag{2.11}$$

$$\Gamma; \Delta, x: \tau_1 \vdash_c c: \tau_2 \quad \text{ and } \quad \Gamma; \Delta \vdash_c d: \tau_1 \implies \Gamma; \Delta \vdash_c c[d/x]: \tau_2 \tag{2.12}$$

Proof Sketch: By induction on the typing derivation.

Proof on page 53

2.7 Normalisation and Equational Theory

Next, we move on to looking at the ways in which terms relate to each other. A good first step will be to define single-holed contexts. In fact, we must define four different varieties of context, as there is one for each combination of term and hole. The notation we propose uses the calligraphic letter to indicate the kind (wire or circuit) of term, and the subscript indicates the kind of the hole.

$$\mathcal{W}_{w} = \left[\cdot\right] | \left(\mathcal{W}_{w}, W\right) | \left(W, \mathcal{W}_{w}\right) | \text{ fst } \mathcal{W}_{w} | \text{ snd } \mathcal{W}_{w} | C \mathcal{W}_{w} | \mathcal{C}_{w} W$$

$$(2.13)$$

$$\mathcal{W}_{c} = \left[\cdot\right] \mid \left(\mathcal{W}_{c}, W\right) \mid \left(W, \mathcal{W}_{c}\right) \mid \text{fst } \mathcal{W}_{c} \mid \text{snd } \mathcal{W}_{c} \mid C \mathcal{W}_{c} \mid \mathcal{C}_{c} W$$

$$(2.14)$$

Using this definition, we can continue to define a reduction as a relation \hookrightarrow on pairs of wire terms and on pairs of circuit terms by the rules

$$\frac{c_1 \hookrightarrow c_2}{(\lambda x.c)d \hookrightarrow c[d/x]} \ (\beta) \quad \frac{c_1 \hookrightarrow c_2}{\mathcal{W}_c[c_1] \hookrightarrow \mathcal{W}_c[c_2]} \ (\gamma_w) \quad \frac{c_1 \hookrightarrow c_2}{\mathcal{C}_c[c_1] \hookrightarrow \mathcal{C}_c[c_2]} \ (\gamma_c)$$

A value is a wire or circuit for which no further \hookrightarrow reductions are possible. We will write $u \Downarrow u'$ to indicate that there is a sequence of reductions for a wire term which result in a value u' and we will write $u \Downarrow$ if all reduction sequences end in a value. A key result is that \hookrightarrow is strongly normalising for λ_{comb} . That is to say that every reduction sequence of a typeable term terminates.

Theorem 2.7.1: Strong Normalisation

$$\Gamma; \cdot \vdash_w u : \sigma \implies u \Downarrow \tag{2.17}$$

$$\Gamma; \cdot \vdash_c c : \tau \implies c \Downarrow \tag{2.18}$$

Comment: The proof is done using logical relations and differs from a standard normalisation proof in two key ways. Firstly, we have two different typing judgements and two different contexts. Therefore every induction takes place jointly over circuit judgements and wire judgements. Secondly, we do not require both contexts to be empty. Instead, we only require the circuit context to be empty, as this is the only context which can introduce function types.

Proof Sketch: We define a predicate SN which holds for terms which reduce to a value and functions which preserve membership of SN upon application. Then it remains to show that every typeable term satisfies this predicate. We strengthen the induction hypothesis to include nonempty Δ contexts and require that every substitution of values for circuit variables results in SN being satisfied.

Proof on page 54

We will now define a symmetric, reflexive, transitive relation \equiv on pairs of wire terms or pairs of circuit terms which satisfies the structural properties. We define \equiv as the least relation satisfying these properties and the axioms in definition 2.7.1.

$$\frac{w_1 \equiv w_2}{\mathcal{W}_w[w_1] \equiv \mathcal{W}_w[w_2]} \quad (1) \quad \frac{w_1 \equiv w_2}{\mathcal{C}_w[w_1] \equiv \mathcal{C}_w[w_2]} \quad (2) \quad \frac{c_1 \equiv c_2}{\mathcal{W}_c[c_1] \equiv \mathcal{W}_c[c_2]} \quad (3) \quad \frac{c_1 \equiv c_2}{\mathcal{C}_c[c_1] \equiv \mathcal{C}_c[c_2]} \quad (4)$$

These axioms define an equational theory of our language.

Definition 2.7.1: Equational Theory of λ_{comb}		
fst $(s,t) \equiv s$		(2.25)
$snd\ (s,t) \equiv t$		(2.26)
$(fst\;s,snd\;s)\equiv s$		(2.27)
$(\nu a.t)V \equiv t[V/a]$		(2.28)
$(\nu a.t)s \equiv t[s!a]$		(2.29)
$(\nu a.c \ a) \equiv c$	$(a\notin \mathrm{fn}(c))$	(2.30)
$(\lambda x.t)c \equiv t[c/x]$		(2.31)
$(\lambda x.f \; x) \equiv f$	$(x\notin \mathrm{fv}(f))$	(2.32)

The set V is defined by $V := () | a | V_1 \times V_2$. The notation t[s!a] in equation 2.29 is affine substitution. We require that s is free at most once in t and not within a function application.

We will refer to a special first-order fragment of λ_{comb} called λ_{comb} * which does not contain lambda terms. This fragment corresponds closely with the original CD calculus. We define the fragment as the set of terms with no circuit variables or lambda abstractions.

Definition 2.7.2: Terms of $\lambda_{comb}*$	
$W := \ a \mid () \mid (W,W) \mid {\rm fst} \ W \mid {\rm snd} \ W \mid C \ W$	
$C:= \ u a.W \mid g$	$(g\in \mathcal{G})$

A key property to note about λ_{comb} and $\lambda_{comb}*$ is that adding function types does not add any expressivity for basic circuit types. In particular, any (non function) term we write using functions in λ_{comb} could have equivalently been written without function types in $\lambda_{comb}*$.

Theorem 2.7.2: Normal Forms

For every closed circuit term with typing derivation Γ ; $\cdot \vdash_c c$: Circ (σ_1, σ_2) , there exists an equivalent term $c' \equiv c$ such that c' is in $\lambda_{comb}*$.

Proof Sketch: We know that every term which is closed with respect to circuit variables can be normalised to a value with no redexes. Thus it can be expressed as a term with no function types.

Proof on page 56

Therefore, λ_{comb} really acts like a hardware description language with an expressive macro system which aids in the conciseness with which we can describe hardware. This models a common feature in real-life hardware description languages, namely the separation between *synthesis-time* computations and *runtime* behaviour within the hardware itself.

2.8 Aside on Nominal Sets

We are almost ready to give a semantic model of our language, but before moving on, we will take a brief detour to look at nominal sets which will be used in our categorical model. Nominal sets offer a clean way of sidestepping issues that commonly occur when defining alpha equivalence classes for term languages with binders. The key idea is to define everything in terms of permutations of *atoms* and the actions of those permutations on terms. The presentation here follows various sources from the literature [14, 28]. We start by recalling some simple definitions, beginning with the definition of a group.

Definition 2.8.1: Group

A group G is a quad $(A, \epsilon, \cdot, (-)^{-1})$ consisting of a set A together with a multiplication operation

- $(\cdot): A \times A \to A$, an inverse operation $(-)^{-1}$ and an identity element ϵ satisfying for $a, b, c \in A$.
 - (associativity) $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
 - (identity) $\epsilon \cdot a = a \cdot \epsilon = a$
 - (inverse) $a \cdot a^{-1} = a^{-1} \cdot a = \epsilon$

Now we will give a few further useful definitions. An action of a group G on a set X describes how group elements act on the set elements.

Definition 2.8.2: Action of a Group on a Set

```
The action of a group G = (A, \epsilon, \cdot, (-)^{-1}) on a set X is a function * : A \times X \to X satisfying

• a * (b * x) = (a \cdot b) * x

• \epsilon * x = x
```

From this, we can define a notion of a G-set, which is a set equipped with a group action.

Definition 2.8.3: G-sets

```
For a given group G, we define a G-set as a pair (X, *) of a set X and an action of G on X.
```

We are particularly interested in permutation groups consisting of bijective functions between a set and itself. Composition is defined in the obvious way $\pi_1 \cdot \pi_2(a) = \pi_1(\pi_2(a))$, and the identity element is the identity permutation $\pi_{id}(a) = a$, which leaves each element unchanged. Each permutation π has an inverse π^{-1} .

Definition 2.8.4: Finitary Permutation Group

For a set of identifiers \mathbb{A} , the group Perm \mathbb{A} of finitary permutations on \mathbb{A} consisting of permutations π_1, π_2 which only affect a finite number of elements. That is the set $\{a \in A : \pi(a) \neq a\}$ is finite.

Putting this all together, we can define a Perm A-set. Such a set is really a pair (X, *) such that for any finitary permutations π_1 and π_2 , * has the properties required by definition 2.8.2.

•
$$\pi_1 * (\pi_2 * x) = (\pi_1 \cdot \pi_2) * x$$

• $\pi_{id} * x = x$

It is helpful to consider a few examples. The most straightforward action is just to interpret * as function application.

Example 2.8.1: Trivial Perm A-set

A is trivially a Perm A-set with $\pi * x = \pi(x)$.

A more interesting example is to look at compound objects containing atoms from A.

Example 2.8.2: Strings of $\mathbb A$ are a Perm $\mathbb A\text{-set}$

Consider the set of finite strings \mathbb{A}^* . We can define $\pi * a_0 a_1 \dots a_n = \pi(a_0)\pi(a_1)\dots\pi(a_n)$.

We move on to introduce the idea of a support. Given a Perm A-set (X, *), a subset $S \subseteq X$ is said to be

a support of x if the action of every permutation which leaves all elements of a unchanged also leaves x unchanged.

Definition 2.8.5: Support of a Set

The set A is a support of x if for each $\pi \in \operatorname{perm} \mathbb{A}$

$$(\forall a \in A : \pi(a) = a) \implies \pi * x = x$$

We will use the notation: supp x to refer to the least support if it exists.

Now using the idea of support sets, we define a nominal set.

Definition 2.8.6: Nominal Set

A nominal set A is a Perm A-set where each $x \in A$ has a finite support.

We model wires and circuits with free variables as structure-preserving functions between nominal sets. These functions are known as equivariant functions (and are morphisms in the category of nominal sets).

Definition 2.8.7: Equivariant Function

A function $f: X \to Y$ is equivariant if $f(\pi *_X x) = \pi *_Y f(x)$

If we have two nominal sets A and B, we construct a nominal set $A \Rightarrow B$ of functions between A and B.

Definition 2.8.8: Nominal Set of Functions $A \Rightarrow B$

A set of functions $\{f : A \to B\}$ can be endowed with the structure a nominal set by taking the action * to be given by $(\pi * f)(x) := \pi *_B f(\pi^{-1} *_A x)$.

It is straightforward to define cartesian product on nominal sets.

Definition 2.8.9: Cartesian Product

Given nominal sets $\langle A, *_A \rangle$ and $\langle B, *_B \rangle$, their product $A \times B$ forms a nominal set with action $*_{A \times B}$ given in the obvious way as $\pi *_{A \times B} \langle a, b \rangle = \langle \pi *_A a, \pi *_B b \rangle$. The support of the set is given by the union of the supports of the two sets supp $A \cup$ supp B.

2.9 Categorical Semantics

We are now ready for the semantics of λ_{comb} . Instead of working abstractly with Markov categories, we will give a concrete semantic model using a PROPs (as an instance of Markov categories) and nominal sets. Therefore, we will assume we are working over a signature with a single atomic wire type $\mathcal{T} = \{*\}$. We choose this model as it reflects circuits over wires of binary values, and gates do not, in general, commute through copying (as in Figure 2.1). We start with a category WIRE = $(\mathbb{N}, +, 0)$ which is a PROP (Definition 2.4.1). Wire types will correspond to objects in this category. We will assume a set \mathbb{A} of wire names. Each object $X \in$ WIRE has distinguished morphisms $\mathbf{copy}_X : X \to X + X$ and $\mathbf{delete}_X : X \to 0$. And for each gate $g \in \mathcal{G}$ with $\#g = \langle A, B \rangle$, there is a distinguished morphism $\llbracket g \rrbracket : A \to B$. This is a locally small category, so it has Hom sets. Wire types will correspond to objects in WIRE:

- [[unit]] = 0
- $[\![*]\!] = 1$
- $\llbracket \sigma_1 \times \sigma_2 \rrbracket = \llbracket \sigma_1 \rrbracket + \llbracket \sigma_2 \rrbracket$

Next, we interpret circuit types as nominal sets. So each wire type is a Perm \mathbb{A} -set with every element having finite support. The notation $\mathbb{A}^{\#n}$ indicates the set of tuples of n distinct atoms. In each case, we assume that we are quotienting by the addition of discarded atoms¹.

• $\llbracket \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket = \langle \bigcup_{n \in \mathbb{N}} \left(\operatorname{WIRE}(\llbracket \sigma_1 \rrbracket + n, \llbracket \sigma_2 \rrbracket) \times \mathbb{A}^{\# n} \right), * \rangle$

where we define the action as $\pi * \langle W, a_1...a_n \rangle := \langle W, \pi(a_1)...\pi(a_n) \rangle$. We will assume the action is implicit from now on when giving elements of the nominal set.

• $\llbracket \tau_1 \to \tau_2 \rrbracket = \llbracket \tau_1 \rrbracket \Rightarrow \llbracket \tau_2 \rrbracket$

where the function space is given the structure of a nominal set by definition 2.8.8.

Now we define the semantic interpretation of the typing contexts by simply taking the product. Note that the monoidal product is a sum in the PROP category WIRE and the cartesian product for nominal sets, representing circuit types, is as given in definition 2.8.9.

- $[\![a_1:\sigma_1,...,a_n:\sigma_n]\!] = \sum_{i=1}^n [\![\sigma_i]\!]$
- $\llbracket x_1:\tau_1,...,x_n:\tau_n \rrbracket = \llbracket \tau_1 \rrbracket \times ... \times \llbracket \tau_n \rrbracket$

Finally, we interpret typing judgements as equivariant functions (definition 2.8.7) between nominal sets.

• $\llbracket \Gamma; \Delta \vdash_w u : \sigma \rrbracket : \llbracket \Delta \rrbracket \to \llbracket \operatorname{Circ}(\Gamma, \sigma) \rrbracket$

¹Formally we define an equivalence relation \sim between $\langle m : (a+n) \rightarrow b, \mathbb{A}^n \rangle$ and $\langle m \otimes \text{delete}_k : (a+n+k) \rightarrow b, \mathbb{A}^{n+k} \rangle$ and we take the codomain of the functions $[Circ(\sigma_1, \sigma_2)]$ to be the set of equivalence classes modulo \sim .

• $\llbracket \Gamma; \Delta \vdash_c c : \tau \rrbracket : \mathbb{A}^{\#\llbracket \Gamma \rrbracket} \times \llbracket \Delta \rrbracket \to \llbracket \tau \rrbracket$

Concretely, we give the semantics inductively on the structure of the typing derivation, starting with the wire typing judgements. We also define a function which breaks a typing context containing (possibly compound) wire types into a sequence of fresh individual wire atoms.

 $\operatorname{atoms}(a_1:\sigma_1,...,a_n:\sigma_n) := a_{1,1}, a_{1,2},...,a_{1,[\![\sigma_1]\!]},...,a_{n,1},a_{n,2},...,a_{n,[\![\sigma_n]\!]}$

- $\llbracket \Gamma, a : \sigma, \Gamma'; \Delta \vdash_w a : \sigma \rrbracket(d) = \langle \operatorname{delete}_{\llbracket \Gamma \rrbracket} \otimes \operatorname{id}_{\llbracket \sigma \rrbracket} \otimes \operatorname{delete}_{\llbracket \Gamma' \rrbracket}, \langle \rangle \rangle$

and $\langle m_2, \operatorname{atoms}(\Gamma), s_2 \rangle = \llbracket \Gamma; \Delta \vdash_c c \rrbracket(\operatorname{atoms}(\Gamma), d)$

- $\llbracket \Gamma; \Delta \vdash_w () : \operatorname{unit} \rrbracket(d) = \langle \operatorname{delete}_{\llbracket \Gamma \rrbracket}, \langle \rangle \rangle$
- $\llbracket \Gamma; \Delta \vdash_w \text{fst } s^{\sigma_1 \times \sigma_2} : \sigma_1 \rrbracket(d) = \langle (\mathbf{id}_{\llbracket \sigma_1 \rrbracket} \otimes \mathbf{delete}_{\llbracket \sigma_2 \rrbracket}) \circ m, s \rangle$ where $\langle m, s \rangle = \llbracket \Gamma; \Delta \vdash_w s : \sigma_1 \times \sigma_2 \rrbracket(d)$
- $\llbracket \Gamma; \Delta \vdash_w \text{snd } s^{\sigma_1 \times \sigma_2} : \sigma_2 \rrbracket(d) = \langle (\text{delete}_{\llbracket \sigma_1 \rrbracket} \otimes \text{id}_{\llbracket \sigma_2 \rrbracket}) \circ m, s \rangle$ where $\langle m, s \rangle = \llbracket \Gamma; \Delta \vdash_w (u, v) : \sigma_1 \times \sigma_2 \rrbracket(d)$
- $\llbracket \Gamma; \Delta \vdash_{w} s : \sigma_{1} \times \sigma_{2} \rrbracket(d) =$ $\langle (m_{1} \otimes m_{2}) \circ (\mathbf{id}_{\llbracket \sigma_{1} \rrbracket} \otimes \mathbf{swap}_{\llbracket \Gamma \rrbracket, |s_{1}|} \otimes \mathbf{id}_{|s_{2}|}) \circ (\mathbf{copy}_{\llbracket \Gamma \rrbracket} \otimes \mathbf{id}_{|s_{1}|} \otimes \mathbf{id}_{|s_{2}|}), s_{1} + s_{2} \rangle$ where $\langle m_{1}, s_{1} \rangle = \llbracket \Gamma; \Delta \vdash_{w} t : \sigma \rrbracket(d)$ and $\langle m_{2}, s_{2} \rangle = \llbracket \Gamma; \Delta \vdash_{c} c \rrbracket(d)$

Circuit typing judgements are given by

- 1. $[\Gamma; x_1 : \tau_1, ..., x_i : \tau_i, ..., x_n : \tau_n \vdash_c x_i : \tau_i](s, d) = \pi_i d$
- 2. $\llbracket \Gamma; \Delta \vdash_c g : \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket(s, d) = \langle \llbracket g \rrbracket, \langle \rangle \rangle$
- 3. $\llbracket \Gamma; \Delta \vdash_c \nu a^{\sigma_1} . u^{\sigma_2} : \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket(s, d) = \langle m \circ (\operatorname{swap}_{\llbracket \sigma_1 \rrbracket, \llbracket \Gamma \rrbracket} \otimes \operatorname{id}_{|s'|}), s + s' \rangle$ where $\langle m, s' \rangle = \llbracket \Gamma, a : \sigma_1; \Delta \vdash_w u : \sigma_2 \rrbracket(d)$
- $4. \ \llbracket \Gamma; \Delta \vdash_c \lambda x^{\tau_1}.c^{\tau_2}: \tau_1 \to \tau_2 \rrbracket (s,d) = x' \mapsto \llbracket \Gamma; \Delta, x: \tau_1 \vdash_c c: \tau_2 \rrbracket (s,d,x')$
- 5. $\llbracket \Gamma; \Delta \vdash_c f^{\tau_1 \to \tau_2} c^{\tau_1} : \tau_2 \rrbracket (s, d) = h(z)$ where $h = \llbracket \Gamma; \Delta \vdash_c f : \tau_1 \to \tau_2 \rrbracket (s, d)$ and $z = \llbracket \Gamma; \Delta \vdash_c c : \tau_1 \rrbracket (s, d)$



Figure 2.15: String diagram semantics for wires.

The categorical notation involves a lot of plumbing of morphisms which somewhat obscures the key ideas. It can also be helpful to think of the semantics diagrammatically as in Figures 2.15 and 2.16.

Theorem 2.9.1: Correctness of Nominal Sets and Equivariant Functions For each wire judgement Γ ; $\Delta \vdash_w u$, $\llbracket \Gamma$; $\Delta \vdash_w u \rrbracket$ is an equivariant function and for each judgement Γ ; $\Delta \vdash_c c$, $\llbracket \Gamma$; $\Delta \vdash_c c \rrbracket$ is an equivarient function. And for each each type τ , the interpretation $\llbracket \tau \rrbracket$ is a nominal set.

Proof on page 56



Figure 2.16: String diagram semantics for circuit abstraction.

We finish by giving a soundness result for the equational theory. In particular, we show that if any two terms are equal using the equaltional rules in definition 2.7.1, then it must be the case that they have the same semantic interpretation. This opens the door for equational reasoning about circuits described in our term language and gives us guarantees about our implementation.

Theorem 2.9.2: Soundness

The semantic interpretation respects the equational theory.
$$\begin{split} & \Gamma; \Delta \vdash_w u_1 \equiv u_2 \implies [\![\Gamma; \Delta \vdash_w u_1 : \sigma]\!] = [\![\Gamma; \Delta \vdash_w u_2 : \sigma]\!] \\ & \Gamma; \Delta \vdash_c c_1 \equiv c_2 \implies [\![\Gamma; \Delta \vdash_c c_1 : \tau]\!] = [\![\Gamma; \Delta \vdash_c c_2 : \tau]\!] \end{split}$$

Proof on page 56

Chapter 3

Synchronous Circuits

We are now ready to move from combinational to synchronous circuits. These circuits consist of a global clock and components which make synchronised changes to their state based on the clock signal. We will start by discussing the later modality (Section 3.2) and will take a look at streaming computations more broadly. Then (in Section 3.3) we introduce a modification of λ_{comb} with a new constructor to enable synchronous behaviour.

3.1 Synchronous and Streaming Programming Languages

The use of functional programming techniques to describe sequential streams has been explored at length. The idea is known as Functional Reactive Programming (FRP) and synchronous versions have been implemented in languages such as Estrel [6], Lustre [9], and Lucid Synchrone [29]. Although there are very strong links between synchronous circuits and streaming reactive programs, the emphasis has mainly been on embedded software rather than hardware applications.

One of the significant contributions of this direction of research has been the use of modal types to guard feedback and ensure productive definitions. We will consider a type system with a type constructor • known as the later modality. The later modality was originally introduced by Nakano [26] to enforce productive function definitions but will correspond to delay-guarded feedback at the circuit level.

3.2 What is the Later Modality?

The later modality is all about guardedness. A term has a guarded type if it occurs in a place that ensures some *progress* has been made before the term is used. If all recursive occurrences of a term are guarded,

our recursive definitions are guaranteed to be productive. We will use the notation $\bullet \sigma$ to express types guarded by the later modality.

Terms of type $\bullet \sigma$ are more general than those of type σ . If we think of $\bullet \sigma$ as a term available later and σ as a term available now, it makes sense that we could use the value available now at a later point in time, but not vice versa. We formalise this intuition by defining a subtyping relation specifying which types are more general than others. We define this relation ($\preceq \subseteq Typ \times Typ$) to be the least set satisfying the rules in Figure 3.1. Now each term is actually associated with a whole family of different valid types.

$$\frac{\sigma \preceq \sigma}{\sigma \preceq \sigma} (\preceq -\text{Refl}) \quad \frac{\sigma \preceq \tau \quad \tau \preceq \gamma}{\sigma \preceq \gamma} (\preceq -\text{Trans}) \quad \frac{\sigma \preceq \bullet \sigma}{\sigma \preceq \bullet \sigma} (\preceq -\text{Later})$$

$$\frac{\sigma_1 \preceq \sigma_2 \quad \tau_1 \preceq \tau_2}{(\sigma_2 \to \tau_1) \preceq (\sigma_1 \to \tau_2)} (\preceq -\text{Func}) \quad \frac{\sigma \preceq \tau}{\bullet \sigma \preceq \bullet \tau} (\preceq -\text{Delay}) \quad \frac{\sigma_1 \preceq \sigma_1' \quad \sigma_2 \preceq \sigma_2'}{\sigma_1 \times \sigma_2 \preceq \sigma_1' \times \sigma_2'} (\preceq -\text{Prod})$$

$$\frac{(\bullet \sigma \to \bullet \tau) \preceq \bullet (\sigma \to \tau)}{(\bullet \sigma \to \tau) \preceq \bullet (\sigma \to \tau)} (\preceq -\text{Dist1}) \quad \frac{\bullet (\sigma \to \tau) \preceq (\bullet \sigma \to \bullet \tau)}{\bullet (\sigma_1 \times \sigma_2) \preceq \bullet \sigma_1 \times \bullet \sigma_2} (\preceq -\text{ProdDist2})$$

Figure 3.1: Subtyping rules.

3.2.1 Streams

We will take a short pause from circuits and will think about synchronous programming more generally. Synchronous programming revolves around a global clock which induces each term to correspond to a co-inductive stream of values. We will give some informal examples to build intuition for the more formal presentation of the later modality in the next section. For simplicity, we will work with the set \mathbb{N}^{ω} of infinite streams of natural numbers for now.

We start with functions which operate pointwise on streams. For example, given two streams $a, b \in \mathbb{N}^{\omega}$, we lift addition to the level of streams by considering $(a +_{\omega} b)_i := a_i + b_i$. Next, we introduce a special construct \triangleright (pronounced followed-by). This will append a value to the front of a stream, shifting the whole stream down by one step.

Definition 3.2.1: Followed By Operation We define the binary operation $\rhd : \mathbb{N} \times \mathbb{N}^{\omega} \to \mathbb{N}^{\omega}$ by $(n \rhd a)_i = \begin{cases} n, & i = 0\\ a_{i-1}, & i > 0 \end{cases}$

Consider a very simple example with two constant streams.

Example 3.2.1: Combination of Constant Streams

 $0 \rhd 1^{\omega} = 0, 1, 1, 1, ...$

Now we might use this notation to give a simple recursive definition.

```
Example 3.2.2: Counting Stream Definition
```

 $x = 0 \triangleright (x +_{\omega} 1)$

This definition is well-founded because it has a unique solution x = 0, 1, 2, 3, ... Similarly we can even define the Fibonacci sequence.

Example 3.2.3: Fibonacci Sequence

```
\mathrm{fib} = 0 \rhd (\mathrm{fib} +_\omega (1 \rhd \mathrm{fib}))
```

Which, if we expand using the definition of the \triangleright operation, gives us the expected result fib = 0, 1, 1, 2, 3, 5, In both these cases, the recursive call was *guarded* by appearing on the right of the \triangleright construct. If we instead considered a stream defined by an unguarded recursive call, we end up with an invalid definition.

Example 3.2.4: Bad Stream
$$x = x +_{\omega} (0 \rhd 1^{\omega})$$

To make things easier to reason about, we will replace recursion with a fixed point operator. For instance our Fibonacci sequence from before would be written as follows.

Example 3.2.5: Fibonacci Sequence Using Fixedpoint
fib = fix
$$\lambda x.(0 \triangleright (x +_{\omega} (1 \triangleright x)))$$

The key to only allowing well-founded recursion is to replace the fixed point function

$$\mathrm{fix}:(\mathbb{N}^\omega\to\mathbb{N}^\omega)\to\mathbb{N}^\omega$$

with a guarded fixed point function

$$\mathrm{fix}_{\bullet}:(\bullet\mathbb{N}^{\omega}\to\mathbb{N}^{\omega})\to\mathbb{N}^{\omega}$$

This fixed point operator requires that the input function is able to "remove" the later modality from its

input type. In order to allow such definitions, we must change the type of the \triangleright operation, which is how we make progress in a recursive definition, to allow the removal of the later modality from its second argument

$$\rhd:\mathbb{N}\times\bullet\mathbb{N}^\omega\to\mathbb{N}^\omega$$

3.2.2 Synthetic Guarded Domain Theory

The later modality offers insight into well-founded recursion for streams. In the circuit case, instead of avoiding ill-founded recursion, we would like to avoid purely combinational cycles. As such, we want to ensure that all feedback loops are guarded by a delay element such as a buffer or register. Unfortunately, the informal presentation in terms of sequences is not sufficient for the general case. Instead, previous work has primarily focused on giving analytic semantics to guarded reactive programming by interpreting streams as ultrametric spaces [18]. This is rather indirect and difficult to work with. We will use the topos of trees [7], which offers a somewhat more direct interpretation.

Unlike the previous categorical model, the topos of trees is behavioural. Multiple circuits implement the same behaviour on streams, so this model validates equalities that do not generally hold when taking a structural approach to modelling hardware. However, the topos of trees does form a Markov category, and so the ideas from Section 2.4 still apply.

3.2.3 Background on the Topos of Trees

Each type α will be associated with a family of sets A_i indexed by $i \in \mathbb{N}^+$ and a family of restriction functions $r_i : A_{i+1} \to A_i$. We will think of A_i as being the set of execution traces after *i* clock cycles and the restriction functions *r* as extracting the immediate prefixes of the traces.

$$A_1 \xleftarrow{r_1} A_2 \xleftarrow{r_2} A_3 \xleftarrow{r_3} \dots$$

To take a concrete example, the type of streams of integers \mathbb{Z} can be represented by taking the set A_n to be the n-tuple approximations of an infinite stream of integers.

$$\mathbb{Z} \xleftarrow{z_1} \mathbb{Z}^2 \xleftarrow{z_2} \mathbb{Z}^3 \xleftarrow{z_3} \dots$$

Where we define the restriction functions in the obvious way.

 $z_i(\langle x_1, ..., x_{i-1}, x_i \rangle) = \langle x_1, ..., x_{i-1} \rangle$

The later modality transforms a type σ to a type $\bullet \sigma$ of streams delayed by one timestep. The initial set is replaced with the singleton set, so the first restriction function is uniquely determined.

 $\alpha: \qquad A_1 \xleftarrow{r_1} A_2 \xleftarrow{r_2} A_3 \xleftarrow{r_3} \dots$ $\bullet \alpha: \qquad \{\star\} \xleftarrow{r_\star} A_1 \xleftarrow{r_1} A_2 \xleftarrow{r_2} \dots$

There is also a special void type 0 given by the empty sets and trivial restrictions.

$$0: \qquad \{\} \xleftarrow{t} \{\} \xleftarrow{t} \{\} \xleftarrow{t} ..$$

 $\bullet 0: \qquad \quad \{\star\} \xleftarrow{t} \{\} \xleftarrow{t} \{\} \xleftarrow{t} \ldots$

We now consider the space of functions between streams. Importantly, we only allow causal functions for which the output at a given timestep never depends on the input at future timesteps. Therefore, functions between streams will be given as a sequence of functions between the partial results, and we will require that taking functions on the partial results commutes with taking restrictions according to the following diagram.

$$\begin{array}{cccc} A_1 \xleftarrow{r_1} & A_2 \xleftarrow{r_2} & A_3 \xleftarrow{r_3} \\ \downarrow f_1 & \qquad \downarrow f_2 & \qquad \downarrow f_3 \\ B_1 \xleftarrow{r_1'} & B_2 \xleftarrow{r_2'} & B_3 \xleftarrow{r_3'} \end{array}$$

3.2.4 Category Theoretic Perspective

It is possible to consider this from a categorical perspective. We will use the ordinal ω to signify the order category of the positive natural numbers.

$$1 \xrightarrow{\leq} 2 \xrightarrow{\leq} 3 \xrightarrow{\leq} \dots$$

The central idea of synthetic guarded domain theory is to consider the topos S of presheaves on ω . Con-

cretely, the objects of S are functors $X : \omega^{op} \to \mathbf{Set}$ (where ω^{op} denotes the category ω with all morphisms reversed). The morphisms of S are exactly the families of restriction functions between sets. Then the later modality $\bullet(-)$ is really an endofunctor in the category S.

The category S is a Markov category with the cartesian product \times as the monoidal product. We have operations $\operatorname{copy}_X : X \to X \otimes X$ given by $\operatorname{copy}_{X_i}(X(i)) = X(i) \times X(i)$ and $\operatorname{delete}_X : X \to 1$ given $\operatorname{delete}_{X_i}(X(i)) = \{*\}.$

The topos of trees category is cartesian closed, meaning we can create exponential objects B^A representing morphisms from $A \to B$. If we return to the picture from above, we see that the morphism is described by a sequence of components.

$$\begin{array}{cccc} A_1 \xleftarrow{r_1} & A_2 \xleftarrow{r_2} & A_3 \xleftarrow{r_3} \\ & & \downarrow_{f_1} & \downarrow_{f_2} & \downarrow_{f_3} \\ B_1 \xleftarrow{r_1'} & B_2 \xleftarrow{r_2'} & B_3 \xleftarrow{r_3'} \end{array}$$

The exponential object is then given by a sequence of partial streams of functions.

$$B^A(k) = \operatorname{Hom}_{\mathcal{S}}(\bullet^k(0) \times A, B)$$

Here we use the iterated application of the endofunctor $\bullet(-)$ to create a partial chain

$$1 \leftarrow 1 \leftarrow \ldots \leftarrow 1 \leftarrow 0 \leftarrow 0 \leftarrow \ldots$$

such that taking the product with it results in a partial stream of functions of length k. We then define a special family of morphisms $eval_{A,B} : B^A \times A \to B$ which apply the exponential object. This is given by $eval_{A,B_i}(f, A(i)) = f(A(i))$. There is also a natural isomorphism curry between $Hom(A \times B, C)$ and $Hom(A, C^B)$.

A key result is that there are a family of fixed point morphisms $\mathbf{fix}_A : A^{\bullet A} \to A$ which compute the fixed points of guarded functions [7].

3.3 Later in Time

We use the later modality to introduce synchronous circuits. We first introduce the *followed-by* construct to λ_{comb} (Definition 2.5.1) together with a guarded fixed point operator to give a new term language λ_{sync} .



At the hardware level, we think of \triangleright as a buffer which is initialised to a particular value. We will represent this diagrammatically using a box with the initial value entering as a wire from the top as shown in Figure 3.2.



Figure 3.2: The term $a \triangleright b$ represented diagrammatically.

We also need to introduce suitable typing rules to extend the type system appropriately.

$$\begin{array}{ccc} \frac{\Gamma; \Delta \vdash_{w} u : \sigma & \Gamma; \Delta \vdash_{w} v : \bullet \sigma}{\Gamma; \Delta \vdash_{w} u \rhd v : \sigma} & (\texttt{typ-fby}) & \frac{\Gamma; \Delta \vdash_{c} c : \texttt{Circ}(\bullet \sigma, \sigma)}{\Gamma; \Delta \vdash_{w} \texttt{fix}_{\sigma} c : \sigma} & (\texttt{typ-fix}) \\ & \frac{\Gamma; \Delta \vdash_{w} u : \sigma_{1} & \sigma_{2} \preceq \sigma_{1}}{\Gamma; \Delta \vdash_{w} u : \sigma_{2}} & (\texttt{typ-subtyp}) \end{array}$$

Figure 3.3: New typing rules.

As an example using the new constructs, we can construct a circuit which produces the alternating stream 0, 1, 0, 1, ... Assuming there is a way to generate the constant 0^1 , we take the fixed point of a circuit which delays and inverts its input: fix_{*} $\nu a.(0 \triangleright \mathbf{not} a)$. The corresponding circuit diagram is given in Figure 3.4.



Figure 3.4: A simple toggle circuit.

We can consider some more interesting examples of combinational circuits such as a Fibonacci sequence generator based on the example 3.2.3 which is given by fix_{*^4} ($\nu a.0 \succ add(a, 1 \succ a)$). A full example of

 $^{^1 \}mathrm{which}$ we will implement by introducting a function type false : $\mathrm{Circ}(\mathrm{unit},*)$ and then writing false () for 0.
this circuit is given as a case study (Section 5.2.5). The corresponding diagram for this circuit is shown in Figure 3.5.



Figure 3.5: Fibbonaci sequence circuit.

3.4 Guarded Semantics

We will associate the base type * with a bitstream where $\mathbb{B} = \{0, 1\}$. Each type corresponds to an object in S. Note that morphism in a functor category like S are just natural transformations, so have a component (which is a function, as it is a morphism in **Set**) at each timestep $n \in \mathbb{N}^+$.

- $[\![*]\!] = \mathbb{B} \xleftarrow{b_1}{\mathbb{B}^2} \xleftarrow{b_2}{\mathbb{B}^3} \xleftarrow{b_3}{\dots}$
- $\bullet \hspace{0.1cm} \llbracket \texttt{unit} \rrbracket = \bullet^{\infty}(0) = \hspace{0.1cm} \{*\} \xleftarrow{!} \{*\} \xleftarrow{!} \{*\} \xleftarrow{!} \ldots$
- $\llbracket \sigma_1 \times \sigma_2 \rrbracket = \llbracket \sigma_1 \rrbracket \times \llbracket \sigma_2 \rrbracket$
- $\llbracket \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket = \llbracket \sigma_1 \rrbracket \Rightarrow \llbracket \sigma_2 \rrbracket$
- $\llbracket \tau_1 \to \tau_2 \rrbracket = \llbracket \tau_1 \rrbracket \Rightarrow \llbracket \tau_2 \rrbracket$
- $\llbracket \bullet \sigma \rrbracket = \bullet (\llbracket \sigma \rrbracket)$

We extend the semantic interpretation to typing contexts.

- $\llbracket a_1: \sigma_1, ..., a_n: \sigma_n \rrbracket = \llbracket \sigma_1 \rrbracket \times ... \times \llbracket \sigma_n \rrbracket$
- $\llbracket x_1 : \tau_1, \dots, x_n : \tau_n \rrbracket = \llbracket \tau_1 \rrbracket \times \dots \times \llbracket \tau_n \rrbracket$

Typing judgements then correspond to morphisms in S taking the typing contexts to the assigned type.

- $\llbracket \Gamma, a : \sigma, \Gamma'; \Delta \vdash_w a : \sigma \rrbracket = \mathsf{delete}_{\llbracket \Gamma \rrbracket} \otimes \mathsf{id}_{\llbracket \sigma \rrbracket} \otimes \mathsf{delete}_{\llbracket \Gamma' \rrbracket} \otimes \mathsf{delete}_{\llbracket \Delta \rrbracket}$
- $\llbracket \Gamma; \Delta \vdash_w () : \operatorname{unit} \rrbracket : \operatorname{delete}_{\llbracket \Gamma \rrbracket \times \llbracket \Delta \rrbracket}$
- $\llbracket \Gamma; \Delta \vdash_w (u, v) : \sigma_1 \times \sigma_2 \rrbracket = \mathbf{copy}_{\llbracket \Gamma \rrbracket \times \llbracket \Delta \rrbracket}; (\llbracket \Gamma; \Delta \vdash_w u : \sigma_1 \rrbracket \times \llbracket \Gamma; \Delta \vdash_w v : \sigma_2 \rrbracket)$
- $\llbracket \Gamma; \Delta \vdash_w \text{fst } u^{\sigma_1 \times \sigma_2} : \sigma_1 \rrbracket = \llbracket \Gamma; \Delta \vdash_w u : \sigma \rrbracket; \pi_1$
- $\llbracket \Gamma; \Delta \vdash_w \text{snd } u^{\sigma_1 \times \sigma_2} : \sigma_2 \rrbracket = \llbracket \Gamma; \Delta \vdash_w u : \sigma \rrbracket; \pi_2$
- $\bullet \ \llbracket \Gamma ; \Delta \vdash_w u \rhd v : \sigma \rrbracket(i) = \llbracket \Gamma ; \Delta \vdash_w u : \sigma \rrbracket(1) \times \llbracket \Gamma ; \Delta \vdash_w \bullet v : \sigma \rrbracket(i)^2$
- $\llbracket \Gamma; \Delta \vdash_w \text{fix } c : \sigma \rrbracket = \mathbf{fix}_{\llbracket \sigma \rrbracket} \circ \llbracket \Gamma; \Delta \vdash_c c : \text{Circ}(\bullet \sigma, \sigma) : \sigma \rrbracket$
- $\llbracket \Gamma; \Delta \vdash_w c \ u : \sigma_2 \rrbracket = \mathbf{copy}_{\llbracket \Gamma \rrbracket \times \llbracket \Delta \rrbracket}; \llbracket \Gamma; \Delta \vdash_c c : \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket) \times \llbracket \Gamma; \Delta \vdash_w u : \sigma_1 \rrbracket; \mathbf{eval}_{\llbracket \sigma_1 \rrbracket, \llbracket \sigma_2 \rrbracket}$
- $\llbracket \Gamma; \Delta \vdash_c g : \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket = \llbracket g \rrbracket$
- $\llbracket \Gamma; \Delta \vdash_c f c : \tau_2 \rrbracket = \mathbf{copy}_{\llbracket \Gamma \rrbracket \times \llbracket \Delta \rrbracket}; \llbracket \Gamma; \Delta \vdash_c f : \tau_1 \to \tau_2 \rrbracket \times \llbracket \Gamma; \Delta \vdash_w u : \tau_1 \rrbracket; \mathbf{eval}_{\llbracket \tau_1 \rrbracket, \llbracket \tau_2 \rrbracket}$
- $\llbracket \Gamma; \Delta, x : \tau, \Delta' \vdash_c x : \tau \rrbracket = \mathsf{delete}_{\llbracket \Gamma \rrbracket} \otimes \mathsf{delete}_{\llbracket \Delta \rrbracket} \otimes \mathsf{id}_{\llbracket \tau \rrbracket} \otimes \mathsf{delete}_{\llbracket \Delta' \rrbracket}$

²This only works because the followed by construct is restricted to wire types. The objects in S are not always partial streams although this is the case for the interpretations of wire terms.

- $\bullet \ \llbracket \Gamma, a: \sigma_1; \Delta \vdash_c \nu a.t: \operatorname{Circ}(\sigma_1, \sigma_2) \rrbracket = \mathbf{curry}(\mathbf{id}_{\llbracket \Gamma \rrbracket} \otimes \mathbf{swap}_{\llbracket \sigma \rrbracket, \llbracket \Delta \rrbracket}; \llbracket \Gamma, a: \sigma_1; \Delta \vdash_w t: \sigma_2) \rrbracket)$
- $\llbracket \Gamma; \Delta \vdash_c \lambda x.c : \tau_1 \to \tau_2 \rrbracket = \mathbf{curry}(\llbracket \Gamma; \Delta, x : \tau_1 \vdash_c \lambda x.c : \tau_2 \rrbracket)$

Chapter 4

Implementation

In this Chapter, we discuss details of the implementation of a compiler for the term language. The implementation draws heavily from the equational theory and semantics introduced in Section 2.5. In particular, there are strong similarities between the treatment of atoms in Section 2.9 and the extraction of individual wire names during code generation stage of the compiler. We make use of Theorems 2.7.1 and 2.9.1 to justify the correctness of the normalisation step of our compilation procedure.

The compiler was written in Haskell and is able to generate synthesisable Verilog code from source files in the term language. We will give a range of examples including the source and generated output to demonstrate the utility of this approach to circuit design. We discuss unification-based type inference and give an algorithm for performing type inference on our term language (Algorithm 1 in Section 4.4). We also discuss how Verilog code is generated and give an algorithm for the code generation step (in Section 4.6).

4.1 Overview

The compiler is constructed in a modular way and performs a sequence of transformations on the source code. A high-level breakdown of the different stages of compilation is given in Figure 4.1. The module structure is given in Figure 4.2. We represent the abstract syntax using recursion schemes [22] which allows generic traversals to be defined over a range of annotated tree types. We successively annotate variables in the syntax tree with type information and then trees of Verilog wires which represent that variable in the output file.



Figure 4.1: High-level structure of the compiler.



Figure 4.2: Module structure of the compiler.

4.2 Parsing, Desugaring and Validation

The source program is first parsed into the internal representation. At this stage, syntactic sugar is eliminated and fresh variables are generated where required by the desugaring. An example of the concrete and abstract syntax is given in Figure 4.3.



Figure 4.3: Parsing.

In order to allow for the generation of new variables during desugaring, monadic parsing takes place on top of a global state monad containing the necessary information for fresh name generation. Before moving on, the program is then validated to ensure that all free variables are defined and no variables are multiply defined. The main function is identified and various other correctness checks are performed to ensure the program has the correct structure.

4.3 Dependency Analysis

As the language has commutative semantics, similarly to Haskell, it is not necessarily the case that definitions are given in the order they are used. Therefore, we have to do some preprocessing work before type inference is done. This involves calculating the program's dependency graph, which is defined as follows.

Definition 4.3.1: Dependency Graph of a Program

The dependency graph is a directed graph G where each vertex is a top-level definition in the program, and there is an edge e from vertex u to vertex v precisely when the variable bound by the definition u occurs freely inside the body of the definition v.

In particular, recursive definitions correspond to vertices in G with a self-loop, and sets of mutually recursive definitions correspond to strongly connected components in G.

Now, given the original dependency graph G, we construct a new graph G' of the strongly connected components of G. The vertices in this graph are *sets* of vertices in G and there is an edge between vertices S_1, S_2 in G' precisely when there exist $v \in S_1$ and $u \in S_2$ such that the edge (v, u) is in G (for $S_1 \neq S_2$). More concretely, the edges in G' correspond to the dependencies between sets of mutually recursive definitions in the program.

It is easy to see that the graph G' forms a DAG, as the union of vertices in any cycle would form an even larger SCC in G. Hence we can perform a topological sort on the graph G'. Recursive definitions are replaced with explicit fixed points, and we perform type inference on the groups of definitions, solving constraints after each group and updating the global environment. This trick was originally described by Simon Peyton Jones [27].



Figure 4.4: An example of a dependency graph with SCCs outlined in red.

4.4 Type Inference

A significant impediment to the adoption of more powerful type systems in hardware design is the additional burden they impose on the designer. Type inference reduces the need for type annotations and has been a major contributor to the success of strongly-typed languages such as ML [24] and Haskell [21]. We implement a unification-based type inference algorithm modelled on Hindley Milner's famous Algorithm W [23].

We start by defining new type inference rules using a constrained judgment. We write

$$\Gamma; \Delta \vdash_w u : \sigma \mid C$$

to indicate that wire term u has type σ in contexts Γ and Δ subject to the constraints C. Here C is a set of constraints of the form $\langle \sigma_1, \sigma_2 \rangle$ which require that the type equality $\sigma_1 \simeq \sigma_2$ holds. The new rules are given in Figures 4.5 and 4.6. In some cases, we require that a type variable be fresh, meaning that it does not appear in the types or constraints of the premises. We use the same notation for circuit terms as well.

$$\begin{array}{l} \overline{\Gamma, a:\sigma, \Gamma'; \Delta \vdash_w a:\sigma \mid \emptyset} \quad (\text{INF-NAME}) \quad \overline{\Gamma; \Delta \vdash_w (): \text{unit} \mid \emptyset} \quad (\text{INF-UNIT}) \\ \\ \frac{\Gamma; \Delta \vdash_w u:\sigma_1 \mid C_1 \quad \Gamma; \Delta \vdash_w v:\sigma_2 \mid C_2}{\Gamma; \Delta \vdash_w (u,v):\sigma_1 \times \sigma_2 \mid C_1 \cup C_2} \quad (\text{INF-PROD}) \\ \\ \frac{\Gamma; \Delta \vdash_w s:\sigma_1 \quad \Gamma; \Delta \vdash_c c:\tau}{\Gamma; \Delta \vdash_w cs:\sigma_2 \mid \{\langle \tau, \text{Circ}(\sigma_1, \sigma_2) \rangle\} \cup C_1 \cup C_2} \quad (\text{INF-CIRC-APP}) \\ \\ \frac{\Gamma; \Delta \vdash_w \text{fst } s:\sigma_2 \mid \{\langle \sigma_1, \sigma_2 \times \alpha \rangle\} \cup C \quad (\alpha \text{ fresh})}{\Gamma; \Delta \vdash_w \text{st } s:\sigma_2 \mid \{\langle \sigma_1, \alpha \times \sigma_2 \rangle\} \cup C \quad (\alpha \text{ fresh})} \quad (\text{INF-PROJ-2}) \\ \end{array}$$

Figure 4.5: Wire type inference rules.

$$\begin{array}{l} \displaystyle \frac{g \in \mathcal{G} \quad \#g = \langle \sigma_1, \sigma_2 \rangle}{\Gamma; \Delta, x: \tau, \Delta' \vdash_c x: \tau \mid \emptyset} \ (\text{INF-VAR}) & \displaystyle \frac{g \in \mathcal{G} \quad \#g = \langle \sigma_1, \sigma_2 \rangle}{\Gamma; \Delta \vdash_c g: \operatorname{Circ}(\sigma_1, \sigma_2) \mid \emptyset} \ (\text{INF-GATE}) \\ \displaystyle \frac{\Gamma, a: \sigma_1; \Delta \vdash_w u: \sigma_2 \mid C}{\Gamma; \Delta \vdash_c \nu a. u: \operatorname{Circ}(\sigma_1, \sigma_2) \mid C} \ (\text{INF-CIRC-ABS}) & \displaystyle \frac{\Gamma; \Delta, x: \tau_1 \vdash_c c: \tau_2 \mid C}{\Gamma; \Delta \vdash_c \lambda x. c: \tau_1 \to \tau_2 \mid C} \ (\text{INF-FUNC-ABS}) \\ \displaystyle \frac{\Gamma; \Delta \vdash_c c_1: \tau_1 \mid C_1 \quad \Gamma; \Delta \vdash_c c_2: \tau_2 \mid C_2}{\Gamma; \Delta \vdash_c c_1: \tau_2: \tau_3 \mid \{\langle \tau_1, \tau_2 \to \tau_3 \rangle\} \cup C_1 \cup C_2} \ (\text{INF-FUNC-APP}) \end{array}$$

Figure 4.6: Circuit type inference rules.

We continue by defining the notion of a type substitution function S from type variables to types. We extend the function to apply to composite types as follows.

$$S(t) := t$$
 for a constant type $t \in \mathcal{T}$ (4.1)

$$S(\alpha) := S(\alpha) \tag{4.2}$$

$$S(\sigma_1 \times \sigma_2) := S(\sigma_1) \times S(\sigma_2) \tag{4.3}$$

$$S(\operatorname{Circ}(\sigma_1, \sigma_2)) := \operatorname{Circ}(S(\sigma_1), S(\sigma_2))$$
(4.4)

$$S(\sigma_1 \to \sigma_2) := S(\sigma_1) \to S(\sigma_2) \tag{4.5}$$

We say that a given type substitution S unifies a constraint $\langle \sigma_1, \sigma_2 \rangle$ if the function satisfies $S(\sigma_1) = S(\sigma_2)$. And we say that a substitution S unifies a set of constraints C if the function unifies each constraint in C. The following two theorems establish the correctness of the unification-based approach.

Theorem 4.4.1: Substitution Preserves Typing Judgement

(1) If $\Gamma; \Delta \vdash_w u : \sigma$ and S is a substitution, then we must have $S(\Gamma); S(\Delta) \vdash_w u : S(\sigma)$. (2) If $\Gamma; \Delta \vdash_c c : \tau$ and S is a substitution, then we must have $S(\Gamma); S(\Delta) \vdash_c c : S(\tau)$.

Proof: By induction on the typing derivation.

Theorem 4.4.2: Unification of Constraints

(1) If $\Gamma; \Delta \vdash_w u : \sigma \mid C$ and S is a unifier for C, then we must have $S(\Gamma); S(\Delta) \vdash_w u : S(\sigma)$. (2) If $\Gamma; \Delta \vdash_c c : \tau \mid C$ and S is a unifier for C, then we must have $S(\Gamma); S(\Delta) \vdash_c c : S(\tau)$.

Proof: Using the previous theorem and by induction on the typing derivation.

Using this idea, we can reconstruct the type of a term by traversing the structure of the term and generating constraints as required by the new typing rules. Our algorithm for type inference consists of two parts.

- 1. Find type subject to a set of constraints C.
- 2. Find a unifier S for C.

The first part can be achieved recursively based on the rules given in 4.6. The second part is also achieved recursively and builds the substitution up gradually by solving one constraint at a time as shown in Algorithm 1.

A	lgoritl	ım 1	Unifica	tion a	lgorithm.
---	---------	------	---------	--------	-----------

match C with				
case ∅ return identity				
case $\{\langle T,T angle\}\cup C'$ return unify(C')				
$\mathbf{case}\;\{\langle\tau_1\to\tau_2,\tau_1'\to\tau_2'\rangle\}\cup C'\;\mathbf{return}\;\mathrm{UNIFY}(\{\langle\tau_1,\tau_1'\rangle,\langle\tau_2',\tau_2'\rangle\}\cup C')$				
$\mathbf{case}\;\{\langle\sigma_1\times\sigma_2,\sigma_1'\times\sigma_2'\rangle\}\cup C'\;\mathbf{return}\;\text{unify}(\{\langle\sigma_1,\sigma_1'\rangle,\langle\sigma_2,\sigma_2'\rangle\}\cup C')$				
$\mathbf{case}\;\{\langle \mathrm{Circ}(\sigma_1,\sigma_2),\mathrm{Circ}(\sigma_1',\sigma_2')\rangle\}\cup C'\;\mathbf{return}\;\mathrm{Unify}(\{\langle\sigma_1,\sigma_1'\rangle,\langle\sigma_2,\sigma_2'\rangle\}\cup C')$				
case $\{\langle \alpha, T \rangle\}$ and $\alpha \notin \text{free-vars}(T)$ return $\text{UNIFY}(C'[T/\alpha]) \circ [T/\alpha]$				
case $\{\langle T, \alpha \rangle\}$ and $\alpha \notin \text{free-vars}(T)$ return $\text{UNIFY}(C'[T/\alpha]) \circ [T/\alpha]$				
<pre>case _ return FAIL("Not Unifiable")</pre>				

The unification algorithm works by breaking each constraint into strictly smaller constraints or by directly solving constraints where possible. As the total complexity of the set of constraints is strictly decreasing with every iteration, the algorithm always terminates. Each solved nontrivial constraint results in another substitution being added to the unifier. We can see by induction that the resulting function is a unifier for the whole set of constraints.

4.5 Normalisation

Now we repeatedly β -reduce to remove all remaining functions. By Theorems 2.7.1 and 2.7.2 from Section 2.5 we know that this normalisation step is correct and terminating. We also know by Theorem 2.9.2 that it does not change the semantics of our circuit.

4.6 Verilog Extraction

The final part of the puzzle involves extracting Verilog from the internal representation. An important difference between our language and the final representation is that we allow wires to have internal structure and might write either **and** x or **and** (x_1, y_1) . So each composite wire must be decomposed into a tree of constituent wire parts, in a similar way to how the semantic interpretation of circuit terms required a sequence of atoms, given by $\operatorname{atoms}(\Gamma)$, as an input in Section 2.9. The rough outline of our procedure is as follows

- 1. Assign a tree of names to each variable based on its type.
- 2. Generate new output wires for each atomic gate application.
- 3. Treat true and false as special cases of circuits generating binary values.
- 4. Create non-blocking assignments for the initial and subsequent subexpressions of each \triangleright construct.
- 5. Identify which names should be abstracted as wires and which should be abstracted as registers.
- 6. Calculate the input and output list.
- 7. Determine if the circuit is purely combinational or requires a clock.

The generated Verilog can then be simulated using any standard hardware toolchain.

Chapter 5

Evaluation of the Compiler

5.1 Results

The compiler (described in Chapter 4) has been tested on a variety of different example files, including both synchronous and purely combinational circuits. In each case, the generated Verilog circuit was simulated using yosys and a circuit diagram was extracted. A table of the test circuits is given in Table 5.1. In this section, we give the source code and the output circuit for each example. The generated Verilog and intermediate representation after different stages of compilation are given in the Appendix (section 7.2).

Circuit	Gates	Latches
Blink Circuit	1	1
Full Adder	5	0
Ripple-Carry Adder	16	0
Binary Counter Circuit	5	4
Fibonacci Sequence Generator	16	8

Table 5.1: Table of example circuits.

5.2 Examples

5.2.1 Blink Circuit

The first example is a simple circuit which generates an alternating sequence of bits on a single output wire.

Source code:

```
-- alternating output --
blink = false () ▷ not blink
-- main module --
'main () = blink
```



Figure 5.1: Yosys output circuit diagram for blink circuit.

5.2.2 Full Adder

The next example is the full adder circuit from Section 2.5.

Source code:

```
-- half adder --
'ha a = (xor a, and a)
-- full adder --
'fa (a,b,c) =
    let (sa, ca) = 'ha (a, b)
    in let (sb, cb) = 'ha (sa, c)
    in (sb, or(ca,cb))
-- main module --
'main = 'fa
```



Figure 5.2: Yosys output circuit diagram for full adder circuit.

5.2.3 Ripple-Carry Adder

We chain together 4 full adder circuits to make a 4-bit ripple-carry adder. Note that the final two xor gates are combined into a single 3-input gate in the final circuit, saving a gate.

```
Source code (in addition to previous definitions):
```

```
-- 4 bit ripple-carry adder --
'ripple (x,y) =
    let (xa, xb, xc, xd) = x in
    let (ya, yb, yc, yd) = y in
    let (sa, ca) = 'ha (xa, ya) in
    let (sb, cb) = 'fa (xb, yb, ca) in
    let (sc, cc) = 'fa (xc, yc, cb) in
    let (sd, cd) = 'fa (xd, yd, cc) in
      (sa, sb, sc, sd)
-- main module --
'main = 'ripple
```



Figure 5.3: Yosys output circuit diagram for 4-bit adder circuit.

5.2.4 4-bit Binary Counter

Using the 4-bit adder, we can generate a counter. The full power of the adder is not required in this case as we are only ever incrementing the previous value. The generated Verilog code includes gates whose input is fixed, but these are optimised away when the Verilog is synthesised. The 4-bit binary constants 0 and 1 have to be defined and we use big-endian bit ordering as this is the format the adder uses.

Source code (in addition to previous definitions):

```
-- constants
zero = (false (), false (), false (), false ())
one = (true (), false (), false (), false ())
-- 4-bit counter --
count = zero ▷ 'ripple (one, count)
-- main module --
'main () = count
```



Figure 5.4: Yosys output circuit diagram for binary counter circuit.

5.2.5 Fibonacci Counter Circuit

A more interesting example is an implementation of the recursively defined Fibonacci sequence from example 3.2.3 in Section 3.2.1. This circuit makes two recursive calls and features a nested followed-by operator.

```
-- fibonacci sequence --
fib = zero ▷ 'ripple (fib, one ▷ fib)
-- main module --
'main () = fib
```



Figure 5.5: Yosys output circuit diagram for Fibonacci counter circuit.

Chapter 6

Conclusion

6.1 Summary

To summarise, we have taken a foundational look at hardware description through the lens of a new calculus (Section 2.5). Through this framework, we have formulated an equational theory and given a new categorical semantics to our language using nominal sets and equivariant functions (Section 2.9). This model has enabled a structural study of hardware described in an expressive, higher-order setting. We have also explored the potential of modal types to guard feedback in synchronous circuits (Chapter 3), which has allowed us to establish the correctness of hardware in a way that is not currently possible using mainstream languages like Verilog or VHDL. Additionally, we have implemented a compiler for our new calculus to offer a practical abstraction for the design of simple circuits (Chapter 4). Our examples (Chapter 5) have demonstrated the efficacy of this approach. Overall, we hope this work contributes towards a fuller picture of the semantics of hardware description.

6.2 Future Work

The application of methods from programming languages to hardware description continues to be an area in need of further research. One promising direction for future work is to extend the categorical semantics we presented to more expressive classes of languages. It would be particularly nice to extend the structural model of combinational circuits (Section 2.9) to the synchronous case while retaining the notions of guardedness provided by the topos of trees model.

and equational reasoning for hardware verification.

A clear application for the work we have done is in the realm of hardware verification. Using the structural semantic model and equational theory (Chapter 2) it would be possible to verify the soundness of further abstractions, while using the behavioural model (Chapter 3) has applications in checking implementations against a desired reference behaviour, something that is currently cumbersome and usually done via model checking. Extending the semantics to more expressive type systems such as dependent types [2] or refinement types [12] has the potential to further increase the utility of denotational semantics

Chapter 7

Appendix

7.1 Proofs

Proof of Theorem 2.6.3 on page 19:

By induction on the typing derivation of the left-hand hypothesis.

- (Case TYP-NAME)
 - for equation 2.9, it is possible u = a and so $\sigma_1 = \sigma_2$ by TYP-NAME. Then u[s/a] = sand we already know $\Gamma; \Delta \vdash_w s : \sigma_1 = \sigma_2$ from the other hypothesis.
 - Otherwise, for equation 2.9 (or equation 2.11) it must be that u[s/a] = u (or u[d/x] = u) and $u : \sigma_2$ must occur in Γ so Γ ; $\Delta \vdash_w u : \sigma_2$ by TYP-NAME.
- (Case TYP-CIRC-APP) So u = k v for some circuit term k and wire term v. For equation 2.9, we know Γ, a : σ₁; Δ ⊢_c k[s/a] : Circ(σ₃, σ₂) (for some σ₃) and Γ, a : σ₁; Δ ⊢_w v[s/a] : σ₃ by induction hypothesis. Then, by TYP-CIRC-APP, Γ, a : σ₁; Δ ⊢_w k[s/a] v[s/a] = (k v)[s/a] : σ₂. The analogous reasoning for equation 2.11 gives Γ; Δ, x : τ₁ ⊢_w (k v)[s/a] : σ
- (Case TYP-VAR) We can apply the same reasoning as in the TYP-NAME case. For equation 2.12 we may have c = x so $\tau_1 = \tau_2$ and we are done. Alternatively we know that c[s/a] = c or c[d/x] = c from which the result is direct.
- (Case TYP-FUNC-APP) Analogous to the TYP-CIRC-APP case.
- (Case TYP-CIRC-ABS) In this case c = νb.u and τ = Circ(σ₂, σ₃) (or τ₂ = Circ(σ₂, σ₃)). Considering first the case of equation 2.10, we know that Γ, a : σ₁, b : σ₂; Δ ⊢_w u : σ₃. We can apply exchange (equation 2.1 from Theorem 2.6.1) to swap the order to Γ, b : σ₂, a : σ₁; Δ ⊢_w u : σ₃. We can not apply the induction hypothesis yet as the righthand hypothesis

is in the wrong form, but we assume $b \notin fn(s)$ so we can apply weakening (equation 2.5 from Theorem 2.6.2) to the righthand hypothesis to get $\Gamma, b : \sigma_2; \Delta \vdash_w s : \sigma_1$ which we can then use to apply the induction hypothesis, giving $\Gamma, b : \sigma_2; \Delta \vdash_w u[s/a] : \sigma_3$. So by TYP-CIRC-ABS, we have $\Gamma; \Delta \vdash_w \nu b.u[s/a] = (\nu b.u)[s/a] : Circ(\sigma_2, \sigma_3)$.

In the case of equation 2.12, we know $\Gamma, b : \sigma_2; \Delta, x : \tau \vdash_w u : \sigma_3$. Then we just need apply another of the weakening equations (equation 2.6 from Theorem 2.6.2) to the righthand hypothesis to get $\Gamma, a : \sigma_1; \Delta \vdash_c d : \tau_1$ from which we apply the induction hypothesis to get $\Gamma; \Delta \vdash_c \nu a.u[d/x] = (\nu b.u)[d/x] : \operatorname{Circ}(\sigma_2, \sigma_3)$ as required.

- (Case TYP-FUNC-ABS) Analogous to the TYP-CIRC-ABS case.
- The cases TYP-UNIT and TYP-GATE are trivial as no substitution takes place, and the remaining cases (TYP-PROD, TYP-PROJ-1 and TYP-PROJ-2) are straightforward from the fact that substitution carries through the product structure.

Proof of Theorem 2.7.1 on page 20:

We will prove normalisation using logical relations. We start by defining a predicate SN_{τ}^{Γ} for each circuit type τ and SN_{σ}^{Γ} for each wire type σ as follows.

$$\begin{split} SN_{\sigma}^{\Gamma}(u) &:= \Gamma; \cdot \vdash_{w} u : \sigma \text{ and } u \Downarrow \\ SN_{\operatorname{Circ}(\sigma_{1},\sigma_{2})}^{\Gamma}(c) &:= \Gamma; \cdot \vdash_{c} c : \operatorname{Circ}(\sigma_{1},\sigma_{2}) \text{ and } c \Downarrow \\ SN_{\tau_{1} \to \tau_{2}}^{\Gamma}(f) &:= \Gamma; \cdot \vdash_{c} f : \tau_{1} \to \tau_{2} \text{ and } f \Downarrow \text{ and } \forall c.SN_{\tau_{1}}^{\Gamma}(c) \implies SN_{\tau_{2}}^{\Gamma}(f c) \end{split}$$

The proof will be broken into two parts.

$$\begin{split} & \Gamma; \cdot \vdash_{w} u : \sigma \; \stackrel{\scriptscriptstyle(1)}{\Longrightarrow} \; SN_{\sigma}^{\Gamma}(u) \; \stackrel{\scriptscriptstyle(2)}{\Longrightarrow} u \Downarrow \\ & \Gamma; \cdot \vdash_{c} c : \tau \; \stackrel{\scriptscriptstyle(1)}{\Longrightarrow} \; SN_{\tau}^{\Gamma}(u) \; \stackrel{\scriptscriptstyle(2)}{\Longrightarrow} c \Downarrow \end{split}$$

The second part labelled (2) is immediate from the definition of the SN relation, so it remains to show the implications labelled (1). We will begin by proving a lemma.

Lemma 3. Closure of SN under forwards and backwards reduction

$$\Gamma; \cdot \vdash_{w} s : \sigma \text{ and } s \hookrightarrow u \implies SN_{\sigma}^{\Gamma}(s) \text{ iff } SN_{\sigma}^{\Gamma}(u) \tag{7.1}$$

$$\Gamma; \cdot \vdash_c c : \tau \text{ and } c \hookrightarrow d \implies SN_{\tau}^{\Gamma}(c) \text{ iff } SN_{\tau}^{\Gamma}(d)$$
 (7.2)

The result for equation 7.1 is evident from the fact that $s \Downarrow iff u \Downarrow which is all we are required to show. For equation 7.2, we proceed by induction on the structure of the type <math>\tau$.

- Case 1: Here we again note that $s \Downarrow \text{iff } u \Downarrow \text{which gives us all that we require.}$
- Case 2: $\tau = \tau_1 \rightarrow \tau_2$ Consider any $\Gamma; \cdot \vdash_c c_1 : \tau_1$ satisfying $SN_{\tau_1}^{\Gamma}(c_1)$. Then we have $\Gamma; \cdot \vdash_c c c_1 : \tau_2$, where τ_2 satisfies equation 7.2 by the induction hypothesis. Using the reduction rule, we have $c c_1 \hookrightarrow d c_1$. This then gives $SN_{\tau_2}^{\Gamma}(d c_1)$. Likewise, assuming $SN_{\tau_2}^{\Gamma}(d c_1)$ it must be that $(d c_1) \Downarrow$ so $(c c_1) \Downarrow$ and $SN_{\tau_2}^{\Gamma}(c c_1)$.

Lemma 4. Validity of SN for well-typed terms

let $\Delta = x_1 : \tau_1, \dots, x_m : \tau_m$.

let $\{c_j\}_{j=1}^m$ be closed circuit values with $SN_{\tau_j}(c_j)$ for each j. let $\gamma = \{x_1 \mapsto c_1, ..., x_n \mapsto c_n\}$ be a finite substitution.

$$\Gamma; \Delta \vdash_{w} u : \sigma \implies SN_{\sigma}^{\Gamma}(\gamma(u)) \tag{7.3}$$

$$\Gamma; \Delta \vdash_c c : \tau \implies SN_{\tau}^{\Gamma}(\gamma(c)) \tag{7.4}$$

The proof is again by induction on the typing judgement.

- (Case TYP-NAME) Then $u = a_i = \gamma(a_i)$ so if $\Gamma; \Delta \vdash_w u : \sigma$ then $\Gamma; \cdot \vdash_w u : \sigma$ and $\Gamma; \cdot \vdash_w \gamma(u) : \sigma$ hence $SN_{\sigma}^{\Gamma}(\gamma(u))$.
- (Case TYP-VAR) Then $c = x_j$ and $\gamma(c) = v_j$ so $SN_{\sigma}^{\Gamma}(v_j)$ by assumption.
- (Case TYP-FUNC-APP) Then c = f d with $\Gamma; \Delta \vdash_c f : \tau' \to \tau$ and $\Gamma; \Delta \vdash_c d : \tau'$, so by our induction hypothesis we may assume $SN_{\tau'\to\tau}^{\Gamma}(\gamma(f))$ and $SN_{\tau'}^{\Gamma}(\gamma(d))$. Using the definition of SN for function types, we have $SN_{\tau}^{\Gamma}(\gamma(f) \gamma(d))$ but clearly $\gamma(f) \gamma(d) = \gamma(f d) = \gamma(c)$ as required.
- (Case TYP-CIRC-APP) Then u = c w so $\Gamma; \Delta \vdash_w w : \sigma'$ and $\Gamma; \Delta \vdash_c c : \sigma$ hence $SN_{\sigma'}^{\Gamma}(\gamma(w))$ and $SN_{\sigma}^{\Gamma}(\gamma(c))$ by induction hypothesis. Note that circuit application (unlike function application) never introduces new redexes, and so $(\gamma(c) \gamma(w)) \Downarrow$ and hence $(\gamma(c w)) \Downarrow$.
- (Case TYP-CIRC-ABS) Then c = νb.s and τ = Circ(σ', σ''). Hence Γ, b : σ'; Δ ⊢_w s : σ''. By the induction hypothesis, we have SN^{Γ,b:σ'}_{σ''}(γ(s)) hence γ(s) ↓. Then it is clear we have (νb.s) ↓ and so SN^Γ_τ(νb.s).
- (Case typ-func-abs) Then $c = \lambda y.d$ and $\tau = \tau' \rightarrow \tau''$. The premise of the typ-func-app

rule gives us $\Gamma; \Delta, y : \tau' \vdash_c d : \tau''$. It is straightforward to see that as $d \Downarrow \text{then } (\lambda y.d) \Downarrow$. Consider any circuit term $\Gamma; \cdot \vdash_c d' : \tau'$ satisfying $SN_{\tau'}^{\Gamma}(d')$. Suppose $d' \Downarrow d''$. We know by induction that $SN_{\tau''}^{\Gamma}(\gamma'(d))$ where γ' is the substitution γ extended with any $\{y \mapsto d''\}$. As we have $SN_{\tau''}^{\Gamma}(\gamma'(d))$ and $\gamma'(d) = \gamma(d[d''/y])$ and we have $(\lambda y.d)d' \hookrightarrow^* (\lambda y.d)d'' \hookrightarrow d[d''/y]$ then $SN_{\tau'}^{\Gamma}((\lambda y.d)d')$ and hence $SN_{\tau'}^{\Gamma}(c)$.

• The remaining cases are all structural and follow immediately from the induction hypothesis and definition of substitution.

As a corollary of Lemma 4 we get the required result.

$$\Gamma; \cdot \vdash_{w} u : \sigma \implies SN_{\sigma}^{\Gamma}(u) \tag{7.5}$$

$$\Gamma; \cdot \vdash_c c : \tau \implies SN_{\tau}^{\Gamma}(c) \tag{7.6}$$

This completes the proof

Proof of Theorem 2.7.2 on page 22:

Suppose we have $\Gamma; \, \vdash_c c : \operatorname{Circ}(\sigma_1, \sigma_2)$. Firstly, note that by theorem 2.6.1 there exists a term c' such that $c \Downarrow c'$ and c' has no redexes. From the definition, we have $\hookrightarrow \subset \equiv$, so $c \equiv c'$. Secondly, we know that each lambda abstraction introduces an arrow type via TYP-FUNC-ABS which can only be removed (by TYP-FUNC-APP) if it appears on the left of an abstraction. As there are no function abstractions on the left of applications in v, there can be no lambda abstractions in the term v. Finally, as the typing context Δ is empty, there can be no free circuit variables in v. Additionally, we know that there are no bound circuit variables (as there are no circuit abstractions), hence there can be no circuit variables (free or bound) in c'. Then we have that $c \equiv c'$ and c' is in $\lambda_{comb}*$.

Proof of Theorem 2.9.1 on page 27:

This proof of the first part is done individually for each semantic definition. We note that in each case, the support of the input contains the support of the output. The second part is relatively straightforward, as we note that string of atoms for circuit types is finite, so simply taking the set of all atoms which occur makes it a finite support. The fact that the function spaces form a nominal set is by construction.

Proof of Theorem 2.9.2 on page 28:

Most of the equations can be proved diagrammatically using the comonoid laws from the Markov

structure of the PROP category, and by the fact that we quotient by the addition of discarded free atoms.

$$\llbracket \Gamma; \Delta \vdash_{w} \operatorname{fst}(m_{1}, m_{2}) : \sigma_{1} \rrbracket = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \bigcap_{r \in I}^{q_{1}} \right) = \left(\bigcap_{r \in I}^{q_{1}} \bigcap_{r \in$$

The V substitution proof is inductive on the structure of V. There are two base cases for names and unit and there is one inductive case for product types. The final step holds as all V commute through the copying map.

$$\llbracket \Gamma; \Delta \vdash_w (\nu a.t)() : \sigma_2 \rrbracket(d) = \prod_{r=1}^{\sigma_1} \prod_{r=1}^{\sigma_2} \llbracket \Gamma, a : \text{unit}; \Delta \vdash_w t : \sigma_2 \rrbracket(d) = \llbracket \Gamma; \Delta \vdash_w t[()/a] : \sigma_2 \rrbracket(d)$$

The affine substitution case only applies when there are no higher-order functions, so the proof is very similar to that in [33].

$$\llbracket \Gamma; \Delta \vdash_w (\nu a.t)s \rrbracket = \llbracket \Gamma; \Delta \vdash_w t[s!a] \rrbracket$$

We use the standard, rather than diagrammatic, notation for the remaining cases.

$$\begin{split} \|\Gamma; \Delta \vdash_c (\lambda x.t) c : \tau_2 \|(s,d) \\ &= h(z) \qquad (by circuit semantics equation 5) \\ \text{where } h = [\![\Gamma; \Delta \vdash_c \lambda x.t : \tau_1 \to \tau_2]\!](s,d) \\ &= n(z) \\ \text{where } h = x' \mapsto [\![\Gamma; \Delta, x : \tau_1 \vdash_c t : \tau_2]\!](s,d,x') \qquad (by circuit semantics equation 4) \\ &= n(z) \\ \text{and } z = [\![\Gamma; \Delta \vdash_c c : \tau_1]\!](s,d) \\ &= [\![\Gamma; \Delta, x : \tau_1 \vdash_c t : \tau_2]\!](s,d,z) \\ \text{where } z = [\![\Gamma; \Delta \vdash_c c : \tau_1]\!](s,d) \\ &= [\![\Gamma; \Delta \vdash_c c : \tau_1]\!](s,d) \\ &= [\![\Gamma; \Delta \vdash_c t : \tau_2]\!](s,d) \\ &= [\![\Gamma; \Delta \vdash_c t : \tau_2]\!](s,d) \end{split}$$

$$\begin{split} & \llbracket \Gamma; \Delta \vdash_c \lambda x.f \; x: \tau_1 \to \tau_2 \rrbracket(s,d) \\ &= x' \mapsto \llbracket \Gamma; \Delta, x: \tau_1 \vdash_c f \; x: \tau_2 \rrbracket(s,d,x') & \text{(by circuit semantics equation 4)} \\ &= x' \mapsto h(z) & \text{(by circuit semantics equation 5)} \\ & \text{where } h = \llbracket \Gamma; \Delta, x: \tau_1 \vdash_c f: \tau_1 \to \tau_2 \rrbracket(s,d,x') \\ & \text{and } z = \llbracket \Gamma; \Delta, x: \tau_1 \vdash_c x: \tau_1 \rrbracket(s,d,x') \\ &= x' \mapsto h(z) \\ & \text{where } h = \llbracket \Gamma; \Delta \vdash_c f: \tau_1 \to \tau_2 \rrbracket(s,d) & \text{(as } x \notin \text{fv}(f) \text{ and by discarding)} \\ & \text{and } z = x' & \text{(by circuit semantics equation 1)} \\ &= \llbracket \Gamma; \Delta \vdash_c f: \tau_1 \to \tau_2 \rrbracket(s,d) & \text{(by circuit semantics equation 1)} \\ &= \llbracket \Gamma; \Delta \vdash_c f: \tau_1 \to \tau_2 \rrbracket(s,d) \end{split}$$

7.2 Generated Verilog

7.2.1 Blink Circuit

Source code:

```
-- alternating output --
blink = false () ▷ not blink
-- main module --
'main () = blink
```

After type inference and desugaring:

```
blink : bit
blink = (fix (vblink.((false ()) ▷ (not blink))))
'main : Circ(unit, bit)
'main = (v_unit_pattern_.blink)
```

After definition unfolding:

After simplification:

```
'main : Circ(unit, bit)
'main = (v_unit_pattern_.(fix (vblink.((false ()) ▷ (not blink)))))
```

Generated Verilog:

```
module main(reg_2, clk, rst);
    input clk, rst;
    output reg reg_2;
    wire not1;
    not gate_not1(not1, reg_2);
    always @ (posedge clk) begin
        reg_2 <= not1;
        if (rst == 1) begin
            reg_2 <= 1'b0;
        end
    end
endmodule</pre>
```

7.2.2 Full Adder

Source code:

```
-- half adder --
'ha a = (xor a, and a)
-- full adder --
'fa (a,b,c) =
    let (sa, ca) = 'ha (a, b)
    in let (sb, cb) = 'ha (sa, c)
    in (sb, or(ca,cb))
-- main module --
'main = 'fa
```

After type inference and desugaring:

'ha : Circ((bit, bit), (bit, bit)) 'ha = (ν a.((xor a), (and a))) 'fa : Circ((bit, (bit, bit)), (bit, bit)) 'fa = (ν _t0.((ν a.((ν b.((ν c.((ν _t1.((ν sa.((ν ca.((ν _t2.((ν sb.((ν cb.(sb, (\rightarrow or (ca, cb)))) (π_2 _t2))) (π_1 _t2))) ('ha (sa, c)))) (π_2 _t1))) ($\rightarrow \pi_1$ _t1))) ('ha (a, b))) (π_2 (π_2 _t0)))) (π_1 (π_2 _t0)))) (π_1 _t0)) \rightarrow) 'main : Circ((bit, (bit, bit)), (bit, bit)) 'main = (ν x.('fa x))

After definition unfolding:

```
'main : Circ((bit, (bit, bit)), (bit, bit))

'main = (\nux.((\nu_t0.((\nua.((\nub.((\nuc.((\nu_t1.((\nusa.((\nuca.((\nu_t2.((\nusb.((\nucb

\hookrightarrow .(sb, (or (ca, cb)))) (\pi_2 _t2))) (\pi_1 _t2))) ((\nua.((xor a), (and a

\hookrightarrow ))) (sa, c)))) (\pi_2 _t1))) (\pi_1 _t1))) ((\nua.((xor a), (and a))) (a,

\hookrightarrow b)))) (\pi_2 (\pi_2 _t0)))) (\pi_1 (\pi_2 _t0)))) (\pi_1 _t0))) x))
```

After simplification:

```
'main : Circ((bit, (bit, bit)), (bit, bit))

'main = (\nu x.((\nu_t0.((\nu_t1.((\nu_t2.((\pi_1 \_t2), (or ((\pi_2 \_t1), (\pi_2 \_t2)))))

\leftrightarrow ((\nu a.((xor a), (and a))) ((\pi_1 \_t1), (\pi_2 (\pi_2 \_t0))))) ((\nu a.((xor a), (and a))) ((\pi_1 \_t0), (\pi_1 (\pi_2 \_t0))))) x))
```

```
Generated Verilog:
```

```
module main(x0, x1, x2, xor2, or4);
    input x0, x1, x2;
    output wire xor2, or4;
    wire and3, and1, xor0;
    or gate_or4(or4, and1, and3);
    and gate_and3(and3, xor0, x2);
    xor gate_xor2(xor2, xor0, x2);
    and gate_and1(and1, x0, x1);
    xor gate_xor0(xor0, x0, x1);
endmodule
```

7.2.3 Ripple-Carry Adder

Source code (in addition to previous definitions):

```
-- 4 bit ripple-carry adder --
'ripple (x,y) =
    let (xa, xb, xc, xd) = x in
    let (ya, yb, yc, yd) = y in
    let (sa, ca) = 'ha (xa, ya) in
    let (sb, cb) = 'fa (xb, yb, ca) in
    let (sc, cc) = 'fa (xc, yc, cb) in
    let (sd, cd) = 'fa (xd, yd, cc) in
      (sa, sb, sc, sd)
-- main module --
'main = 'ripple
```

After type inference and desugaring:

```
Generated Verilog:
```

```
module main(x0, x1, x2, x3, x4, x5, x6, x7, xor0, xor4, xor9, xor14);
    input x0, x1, x2, x3, x4, x5, x6, x7;
    output wire xor0, xor4, xor9, xor14;
   wire or16, and15, and13, xor12, or11, and10, and8, xor7, or6, and5,
       \leftrightarrow and3, xor2, and1;
    or gate or16(or16, and13, and15);
    and gate_and15(and15, xor12, or11);
    xor gate_xor14(xor14, xor12, or11);
    and gate_and13(and13, x3, x7);
    xor gate_xor12(xor12, x3, x7);
    or gate_or11(or11, and8, and10);
    and gate and10(and10, xor7, or6);
   xor gate_xor9(xor9, xor7, or6);
    and gate_and8(and8, x2, x6);
    xor gate xor7(xor7, x2, x6);
    or gate_or6(or6, and3, and5);
    and gate_and5(and5, xor2, and1);
    xor gate_xor4(xor4, xor2, and1);
    and gate_and3(and3, x1, x5);
    xor gate_xor2(xor2, x1, x5);
    and gate_and1(and1, x0, x4);
    xor gate_xor0(xor0, x0, x4);
endmodule
```

7.2.4 4-bit Binary Counter

Source Code:

```
-- constants
zero = (false (), false (), false (), false ())
one = (true (), false (), false (), false ())
-- 4-bit counter --
count = zero ▷ 'ripple (one, count)
-- main module --
'main () = count
```

Generated Verilog:

```
module main(reg_25, reg_26, reg_27, reg_28, clk, rst);
    input clk, rst;
    output reg reg_25, reg_26, reg_27, reg_28;
    wire or24, and23, xor22, and21, xor20, or19, and18, xor17, and16,
       \leftrightarrow xor15, or14, and13, xor12, and11, xor10, and9, xor8;
    or gate or24(or24, and21, and23);
    and gate_and23(and23, xor20, or19);
    xor gate_xor22(xor22, xor20, or19);
    and gate_and21(and21, 1'b0, reg_28);
xor gate_xor20(xor20, 1'b0, reg_28);
    or gate_or19(or19, and16, and18);
    and gate_and18(and18, xor15, or14);
    xor gate_xor17(xor17, xor15, or14);
    and gate_and16(and16, 1'b0, reg_27);
    xor gate_xor15(xor15, 1'b0, reg_27);
    or gate_or14(or14, and11, and13);
    and gate_and13(and13, xor10, and9);
    xor gate_xor12(xor12, xor10, and9);
    and gate_and11(and11, 1'b0, reg_26);
    xor gate_xor10(xor10, 1'b0, reg_26);
    and gate_and9(and9, 1'b1, reg_25);
    xor gate_xor8(xor8, 1'b1, reg_25);
    always a (posedge clk) begin
        reg 28 <= xor22;
        reg 27 <= xor17;
        reg_26 <= xor12;</pre>
        reg_25 <= xor8;
        if (rst == 1) begin
            reg_28 <= 1'b0;
            reg_27 <= 1'b0;
            reg_26 <= 1'b0;
             reg_25 <= 1'b0;
        end
    end
endmodule
```

7.2.5 Fibonacci Counter Circuit

Source Code:

```
-- fibonacci sequence --
fib = zero ▷ 'ripple (fib, one ▷ fib)
-- main module --
'main () = fib
```

```
Generated Verilog:
```

```
module main(reg_29, reg_30, reg_31, reg_32, clk, rst);
    input clk, rst;
    output reg reg_29, reg_30, reg_31, reg_32;
    reg reg_11, reg_10, reg_9, reg_8;
   wire or28, and27, xor26, and25, xor24, or23, and22, xor21, and20,
       \leftrightarrow xor19, or18, and17, xor16, and15, xor14, and13, xor12;
    or gate_or28(or28, and25, and27);
    and gate_and27(and27, xor24, or23);
    xor gate_xor26(xor26, xor24, or23);
    and gate_and25(and25, reg_32, reg_11);
    xor gate_xor24(xor24, reg_32, reg_11);
    or gate_or23(or23, and20, and22);
    and gate_and22(and22, xor19, or18);
    xor gate_xor21(xor21, xor19, or18);
    and gate_and20(and20, reg_31, reg_10);
    xor gate_xor19(xor19, reg_31, reg_10);
    or gate_or18(or18, and15, and17);
    and gate and17(and17, xor14, and13);
    xor gate_xor16(xor16, xor14, and13);
    and gate_and15(and15, reg_30, reg_9);
    xor gate_xor14(xor14, reg_30, reg_9);
    and gate_and13(and13, reg_29, reg_8);
    xor gate_xor12(xor12, reg_29, reg_8);
    always @ (posedge clk) begin
        reg 32 <= xor26;
        reg_31 <= xor21;
        reg_30 <= xor16;
        reg 29 <= xor12;
        reg_11 <= reg_32;
        reg_10 <= reg_31;
        reg_9 <= reg_30;
        reg 8 <= reg 29;
        if (rst == 1) begin
            reg 32 <= 1'b0;
            reg 31 <= 1'b0;
            reg_30 <= 1'b0;
            reg_29 <= 1'b0;
            reg_11 <= 1'b0;
            reg 10 <= 1'b0;
            reg 9 <= 1'b0;
            reg_8 <= 1'b1;
        end
    end
endmodule
```

References

- [1] Samson Abramsky and Bob Coecke. A categorical semantics of quantum protocols. 2007. arXiv: quant-ph/0402130 [quant-ph].
- [2] Thorsten Altenkirch et al. "ΠΣ: Dependent Types without the Sugar". In: Functional and Logic Programming. Ed. by Matthias Blume, Naoki Kobayashi, and Germán Vidal. Berlin, Heidelberg: Springer Berlin Heidelberg, 2010, pp. 40–55. ISBN: 978-3-642-12251-4.
- [3] Arvind Arvind. "Bluespec: A language for hardware design, simulation, synthesis and verification Invited Talk." In: Jan. 2003, pp. 249–.
- [4] C. Baaij. CλasH: from Haskell to hardware. Dec. 2009. URL: http://essay.utwente.nl/ 59482/.
- [5] Andrej Bauer and Matija Pretnar. "Programming with Algebraic Effects and Handlers". In: CoRR abs/1203.1539 (2012). arXiv: 1203.1539. URL: http://arxiv.org/abs/1203.1539.
- [6] Gérard Berry and Laurent Cosserat. "The ESTEREL synchronous programming language and its mathematical semantics". In: *Seminar on Concurrency*. Ed. by Stephen D. Brookes, Andrew William Roscoe, and Glynn Winskel. Berlin, Heidelberg: Springer Berlin Heidelberg, 1985, pp. 389–448. ISBN: 978-3-540-39593-5.
- [7] Lars Birkedal et al. "First Steps in Synthetic Guarded Domain Theory: Step-Indexing in the Topos of Trees". In: 2011 IEEE 26th Annual Symposium on Logic in Computer Science. 2011, pp. 55–64. DOI: 10.1109/LICS.2011.16.
- [8] Per Bjesse et al. "Lava: Hardware Design in Haskell". In: SIGPLAN Not. 34.1 (Sept. 1998), pp. 174–184. ISSN: 0362-1340. DOI: 10.1145/291251.289440. URL: https://doi.org/10.1145/ 291251.289440.
- [9] P. Caspi et al. "LUSTRE: A Declarative Language for Real-Time Programming". In: Proceedings of the 14th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages. POPL '87. Munich, West Germany: Association for Computing Machinery, 1987, pp. 178–188. ISBN: 0897912152. DOI: 10.1145/41625.41641. URL: https://doi.org/10.1145/41625.41641.
- Kenta Cho and Bart Jacobs. "Disintegration and Bayesian inversion via string diagrams". In: Mathematical Structures in Computer Science 29.7 (Mar. 2019), pp. 938–971. DOI: 10.1017/s0960129518000488.
 URL: https://doi.org/10.1017%2Fs0960129518000488.
- [11] Koen Claessen and David Sands. "Observable Sharing for Functional Circuit Description". In: vol. 1742. Nov. 1999, pp. 78–78. ISBN: 978-3-540-66856-5. DOI: 10.1007/3-540-46674-6_7.
- [12] Tim Freeman and Frank Pfenning. "Refinement Types for ML". In: SIGPLAN Not. 26.6 (May 1991), pp. 268–277. ISSN: 0362-1340. DOI: 10.1145/113446.113468. URL: https://doi.org/ 10.1145/113446.113468.
- [13] Tobias Fritz. "A synthetic approach to Markov kernels, conditional independence and theorems on sufficient statistics". In: Advances in Mathematics 370 (Aug. 2020), p. 107239. DOI: 10.1016/j. aim.2020.107239. URL: https://doi.org/10.1016%2Fj.aim.2020.107239.
- [14] Murdoch Gabbay and Andrew Pitts. "A New Approach to Abstract Syntax with Variable Binding". In: *Formal Asp. Comput.* 13 (July 2002), pp. 341–363. DOI: 10.1007/s001650200016.
- [15] Dan R. Ghica. "Geometry of Synthesis: A Structured Approach to VLSI Design". In: Proceedings of the 34th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. POPL '07. Nice, France: Association for Computing Machinery, 2007, pp. 363–375. ISBN: 1595935754. DOI: 10. 1145/1190216.1190269. URL: https://doi.org/10.1145/1190216.1190269.
- [16] Dan R. Ghica and Achim Jung. "Categorical semantics of digital circuits". In: 2016 Formal Methods in Computer-Aided Design (FMCAD). 2016, pp. 41–48. DOI: 10.1109/FMCAD.2016.7886659.

- [17] Dan R. Ghica, George Kaye, and David Sprunger. A compositional theory of digital circuits. 2023. arXiv: 2201.10456 [cs.L0].
- [18] Neelakantan R. Krishnaswami and Nick Benton. "Ultrametric Semantics of Reactive Programs". In: Proceedings of the 2011 IEEE 26th Annual Symposium on Logic in Computer Science. LICS '11. USA: IEEE Computer Society, 2011, pp. 257–266. ISBN: 9780769544120. DOI: 10.1109/LICS.2011. 38. URL: https://doi.org/10.1109/LICS.2011.38.
- [19] Tom Leinster. Basic Category Theory. 2016. arXiv: 1612.09375 [math.CT].
- [20] J. M. Lucassen and D. K. Gifford. "Polymorphic Effect Systems". In: Proceedings of the 15th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. POPL '88. San Diego, California, USA: Association for Computing Machinery, 1988, pp. 47–57. ISBN: 0897912527. DOI: 10. 1145/73560.73564. URL: https://doi.org/10.1145/73560.73564.
- [21] Simon Marlow et al. "Haskell 2010 language report". In: *Available online http://www. haskell. org/(May 2011)* (2010).
- [22] Erik Meijer, Maarten Fokkinga, and Ross Paterson. "Functional programming with bananas, lenses, envelopes and barbed wire". In: *Functional Programming Languages and Computer Architecture*. Ed. by John Hughes. Berlin, Heidelberg: Springer Berlin Heidelberg, 1991, pp. 124–144. ISBN: 978-3-540-47599-6.
- [23] Robin Milner. "A theory of type polymorphism in programming". In: Journal of Computer and System Sciences 17.3 (1978), pp. 348–375. ISSN: 0022-0000. DOI: https://doi.org/10.1016/0022-0000(78)90014-4. URL: https://www.sciencedirect.com/science/article/ pii/0022000078900144.
- [24] Robin Milner, Mads Tofte, and David Macqueen. *The Definition of Standard ML*. Cambridge, MA, USA: MIT Press, 1997. ISBN: 0262631814.
- [25] Eugenio Moggi. "Notions of computation and monads". In: Information and Computation 93.1 (1991). Selections from 1989 IEEE Symposium on Logic in Computer Science, pp. 55–92. ISSN: 0890-5401. DOI: https://doi.org/10.1016/0890-5401(91)90052-4. URL: https://www.sciencedirect.com/science/article/pii/0890540191900524.
- [26] H. Nakano. "A modality for recursion". In: Proceedings Fifteenth Annual IEEE Symposium on Logic in Computer Science (Cat. No.99CB36332). 2000, pp. 255–266. DOI: 10.1109/LICS.2000.855774.
- [27] Simon L. Peyton Jones. The Implementation of Functional Programming Languages (Prentice-Hall International Series in Computer Science). USA: Prentice-Hall, Inc., 1987. ISBN: 013453333X.
- [28] Andrew Pitts. Nominal Sets and their Applications. https://www.cl.cam.ac.uk/teaching/ 1314/L23/lectures/lecture-1.pdf. Accessed: 2023-05-09. 2013.
- [29] Marc Pouzet. Lucid Synchrone, version 3. Research Report. Université Paris Sud Orsay ; Laboratoire de Recherche en Informatique [LRI], UMR 8623, Bâtiments 650-660, Université Paris-Sud, 91405 Orsay Cedex, Apr. 2006. URL: https://hal.science/hal-03090137.
- [30] M Sheeran. *RUBY-a Language of Relations and Higher Order Functions*. Tech. rep. Technical report, Glasgow University, 1986.
- [31] Mary Sheeran. "Hardware Design and Functional Programming: a Perfect Match". In: JUCS Journal of Universal Computer Science 11.7 (2005), pp. 1135–1158. ISSN: 0948-695X. DOI: 10.3217/jucs-011-07-1135. eprint: https://doi.org/10.3217/jucs-011-07-1135. URL: https://doi.org/10.3217/jucs-011-07-1135.
- [32] Sam Staton. "Instances of Computational Effects: An Algebraic Perspective". In: 2013 28th Annual ACM/IEEE Symposium on Logic in Computer Science. 2013, pp. 519–519. DOI: 10.1109/LICS. 2013.58.
- [33] Dario Stein. "Structural Foundations for Probabilistic Programming Languages". PhD thesis. University of Oxford, 2021.
- [34] Dario Stein and Sam Staton. Compositional Semantics for Probabilistic Programs with Exact Conditioning. 2021. arXiv: 2101.11351 [cs.PL].